Status report on the Schmidt telescope CCD camera controller.

<u> Alain Maury - February 1994</u>

This document describes the design of a new CCD camera controller adapted to Schmidt telescopes.

It contains the following sections:

Choice of the detectors
Implementation of a multi CCD camera
Controller boards design requirements
Controller design
Electronic components selection
Current status
Test system
Future readout system
Performance of a 9 wide CCD camera in sky surveillance

Approved for Public Release
Distribution Unlimited

the schematics of the controller can be found in appendix 1, and the data sheets of all the major components in appendix 2

20030213 100

1

AQ F03-05-0619

REPORT DOC	CUM	IENTATION PAG	Ε		Fo	rm Approv	red OMB No. 070	04-0188
Public reporting burden for this collection of in gathering and maintaining the data needed, a collection of information, including suggestion Davis Highway, Suite 1204, Arlington, VA 2220	and comp ns for red	pleting and reviewing the collection of ducing this burden to Washington He	f informa adquarte	ation. Send or ers Services,	comments rega Directorate for	irding this bu r Information	rden estimate or any Operations and Rep	other aspect of this orts, 1215 Jeffersor
AGENCY USE ONLY (Leave blank)		2. REPORT DATE		3. REPOR	T TYPE AND	DATES C	OVERED	
		1994		Interim F				
4. TITLE AND SUBTITLE						5. FUNDI	NG NUMBERS	
Status report on the Schmidt to	telesco	ope CCD camera contro	ller			F6170	8-93-W0076	
5. AUTHOR(S)								
Alain Maury (Amaury@obs	s-azur.	fr)						
7. PERFORMING ORGANIZATION		S) AND ADDRESS(ES)					ORMING ORGANI	ZATION
Observatorie de la Cote d'Azu 06460 Caussols	ır						RT NUMBER	
France						SPC-93-	-4007	
www.obs-nice.fr		•				·		
9. SPONSORING/MONITORING AGE	NCY NA	AME(S) AND ADDRESS(ES)			÷		ISORING/MONITO	
EOARD PSC 802 Box 14						SPC-93-	-4007	1
FPO AE 09499-0039								1 · 1
11. SUPPLEMENTARY NO								
12a. DISTRIBUTION/AVAILABILITY ST	TATEME	ENT		,		12b. DIST	RIBUTION CODE	
Approved for Public Rele							Α	
12. ABSTRACT (Maximum 200 words)	s)							
This document describes a new C	CCD ca	amera controller adapted to	o Schr	midt teles	copes.			
This report contains the following Generalities; Implementation of a components selection; Current str surveillance; plus Appendix 1 Schematics of the con Appendix 2: Data sheets of the a	a multi tatus; 7 ontrollei	CCD camera; Controller bo Fest system; Future readou	oards (design re em; Pefo	quirements mance of a	s; Controll a 9 wide (er design; Elec CCD camera in	tronic sky
								4 - 1
13. SUBJECT TERMS							15. NUMBER	OF PAGES
EOARD, Foreign reports, Telesco	opes						16. PRICE COD	E
17. SECURITY CLASSIFICATION OF REPORT		SECURITY CLASSIFICATION OF THIS PAGE		ECURITY (F ABSTRA	CLASSIFICA CT	TION	20. LIMITATION	OF ABSTRACT
UNCLASSIFIED		UNCLASSIFIED		UNC	LASSIFIED			JL
NSN 7540-01-280-5500							dard Form 298 cribed by ANSI Std. 2 102	

Generalities

A typical "big Schmidt" telescope focal plane is in the order of 30 to 35 cm wide, with a focal lentgh not too different from 3.15 meters, giving a scale of 1 arc minute per mm, or 15 microns per arc seconds. Because of optics, the focal locus is a sphere, and this requires to bend the photographic plates in use, or to use field flattening elements in front of flat detectors, unless they intercept a part of the sphere small enough to be considered flat (typically less than 10 mm wide).

The very small size of CCD detectors has prevented their use inside Schmidt telescope until now when technology and reduced price allowed to design multi CCD cameras. On the other side, many photographic and replacement Kodak, by Eastman plates have been discotinued technology, even if less efficient have to be developed. It is already available currently using photometry "V" make impossible to

photographic plates.

Because these telescopes are usually not "hot new" telescopes, because of the high price of the technology used, it is important to find ways to dramatically lower the price of these cameras so as to be able to convert from photography to CCDs. For example, a typical price for a thinned 2048*2048 pixel chip from Tektronix is in the order of \$80,000 a piece. A detector which would require 8 such chips would already cost \$0.64 millions. A "normal" price for a camera and its controller without CCD is in the order of \$15,000 a piece. The complete price of such a camera could easily cost several years of operating budget for these instruments using existing technology. It is therefore necessary rethink this problem in the light of low costs off the shelf CCD chips, and very compact camera electronics. Usual cameras are mounted at back of the telescope, and can be quite large without any problems. A typical plate holder is only 5 to 10 centimeters thick, being in the optical path cannot generate much heat without affecting the quality of the images. A final aspect of this design is that controller have to be much faster than the typical astronomical CCD controller. The reasons for this are discussed below.

Covering as much field as possible using this type of focal plane requires using either relatively large individual CCDs or a larger number of smaller one. Because this approach obliges to use a large number of individual CCDs or multiplex the data, it is either an expensive one or a slower one.

Price considerations led to the use of off the shelf CCDs. In fact grade 4 CCDs are used. They usually have a relatively high number of cosmetic defects, but most of these are hot spots (pixels generating a very high thermal signal), and when the CCD is cooled down (lower than -30° C), these hot pixels dissapears, and the CCD becomes almost as good as a grade 1 CCD, with only a few defects such as dead lines and the like. However, the price difference is such that 9 grade 4 CCDs are expensive than a single grade 1 device (in fact the production of these CCDs have made such progresses that most of the chips sold as grade 4 are in fact grade 3 or better).

- It could have been possible to put all the CCDs in a single dewar, but the fact that the CCDs must be aligned very precisely tangential to the focal plane, plus the fact that a field flattening lens must be used led us to choose a different approach. If a single field flattening lens is used for all the CCDs, it will be large, thick, expensive and moreover will have poor optical quality (chromatic aberration). By using individual compact modules, each CCD is covered by a single thin plano convex lens. CCD alignement will be performed using a series of sky tests which will provide for each module information on focus, alignement and tilt on the optical axis.

To resume this section, a CCD controller adapted to Schmidt telescope ought to be:

- Compact (6*9 cm board in this design)
- Cool (no heat generation in the optical path)
- Fast (200,000 pixels per seconds)
- Inexpensive
- Self contained, so as to lead to multi CCD modules cameras
- Fiber optics based so as to avoid cross talk between modules

Choice of the detectors

The approach chosen here is to use relatively large CCDs (i.e. 2048*2048 pixels), and design a very compact electronic controller which is closely coupled with its camera. In fact, we are able to build most of the camera controller into a board which is merely 55*90 mm long. A power supply and bias voltage board is outside the telescope and connect to this main board via a flat ribbon cable. 5 fiber optics allow data exchange between the readout system and the controller (line start, master clock, A/D clock out, A/D output 1, A/D output 2). The use of fiber optics guarantees minimal crosstalk between individual camera modules.

After much searching and discussions, 2 vendors of inexpensive and large CCDs were selected. From both of them we were able to obtain prices in the order of \$2,000 to \$2,500 per grade 4 device, their data sheet is in this report. Their main characteristics are listed below:

Brand name	Loral	Kodak .
Size	2048*2048	2048*3072
Pixel size	15 microns	9 microns
Physical size	31.72 mm 18.43	*27.65 mm
Angular field of view	34.5 '	20 *30'
Number of CCDs/5 degrees	9	10
Pixel scale	0.979 "	0.587"
Readout registers	2	2
Full well potential	120,000 e-	85,000 e-

We finally chose to use Loral CCDs because they presented size allowed implement the Their larger to interesting features. positioning scheme described below, the pixels larger size was not felt to be a problem in normal seeing conditions at our observatory. Finally, it is possible of use them in a partially inverted mode which doubles the dynamic range (to 220,000 e-) while supressing the blooming around bright stars. This didn't seem possible using the two phases of Kodak CCDs, eventhough their smaller pixel size would have allowed a better sampling of the images (at the cost of an even larger number of data to reduce).

These Loral CCDs are produced in Milpitas (CA - USA) and are different from the scientific Loral chips produced in Newport Beach (CA - USA). The orientation of the Milpitas plant is toward commercial devices (infact our chip's main commercial use is for Hasselblad's camera CCD backs), the production plant is more "industrial" than the Newport beach plants, and the yield of good chips is said to be much higher there. These CCDs are thick front side illuminated chips, which do not have a good blue sensitivity, but overall provide a quantum leap compared to photography since a 2 minutes exposures detect stars which would have required more than 30 minutes of exposures using a photographic plate. On the other hand the blue sensitivity is so poor that a IIaO plate does seem to give better results in the B band. In V the camera perform already much better than plates, and in red and infrared, the "speed" (as judged visually on the processed frames) is much better (5 to 10 times) than photographic plates. In Z band (1 micron band), the CCD sensitivity is not very high, but several 100 of times better than the 1Z plates, leading to potentially interesting results during the full moon, where Schmidt telescopes are normally unused.

Implementation of a multi CCD camera

The following diagram gives a rough idea of the mechanical implementation of each camera module and their installation inside a plate holder.


There is only a very slight overlap between each CCD (more precisely the distance between two sensitive surface is slightly less than the size of a single CCD's surface).

Several modes of observing are available with this positioning of the individual CCDs, 2 are described in the previous page.

The RA shift mode will likely be the "normal" mode of the camera, eventhough a scan mode will also be available. A version of the quad exposure mode will use "shift and add" technique to allow deep exposures to be made. While a filter wheel is currently used with our mono CCD camera system, only two filters will be available in unnatended mode with this camera (i.e. without having to bring the


telescope down and reload a new filter set). These filters units will contain 9 individual 50mm square filters on a single plate.

Individual CCD modules - Simplified plans - October 1993




The positioning of the individual modules is similar to the way a horse moves in a chess game. The CCDs are organised in 2 rows (4 others could be put inside the telescope plate holder).


Positioning of 9 CCD modules in the focal plane of the Schmidt telescope



RA shift mode: Several exposures with a 30 arc minutes drift in right ascension give several overlapping images of the sky.

Ouad-exposure mode: 4 individual exposures recreate a contiguous 11 square degrees exposure





Controller boards design requirements:

- The first requirement was space. The controller had to be as small as possible, and because each camera had to be roughly 6 centimeters from the next one, one of the physical dimension of the board had to be smaller than this. It was chosen to use surface mounted components for this reason (SOIC packages). At first, we thought we would have to build two boards (one for the logic signals, another for the analogic parts, both boards being mounted on a common mother board), but then realised that it was possible to fit all the components on boht sides of a single board. On the other hand, the power generation boards can be any size, and for practical reason, we chose to implement them on euroboard format cards (100*160 mm).
- The second requirement was acquisition speed. While it is a known fact that the readout noise grows as the square root of the readout speed, a small model convinced us that because of the high photon flux provided by our telescope it was a better use to have a fast readout controller so as to collect light as often as possible. The relative aperture is F/3.5, and for an exposure without filter, we find a typical photon flux of 150 photons per pixel per second (depending on wether or not the mooon is in the sky, less than 150 if the sky is dark, and up to 5 times that value during the full moon). The detection of faint stars will depend of the precision at which we can measure the sky background. If we compare with the current controller which has a 110 seconds readout time, with 19 electrons readout noise, not taking thermal noise into account (1 e-/sec.), we can compare two situations where the acquisition of a single image (exposure + readout time) will be done in 4 minutes:

Slow readout: 130 seconds of exposure, 110 seconds of readout time (38130 pixels/seconds).

During a 130 seconds, the photon flux per pixel is 19500 electrons, with a photon noise of 139.64 e-. The quadratic sum of 19 e- (readout noise) plus 139.64 e- (photon noise) is 141 e-. The photometric precision on the sky is thus 0.72%


<u>Fast readout</u>: 230 seconds of exposure, 10 seconds of readout time (using both CCD amplifiers, or a readout rate of 2x200,000 pixels/seconds, or 5.5 times faster than in the preceding example).

In this case, the photon flux is 34500 photons with a noise of 185.7 e-. The readout noise should be 2.34 times higher (square root of 5.5) at 44.58 e-. The quadratic sum is 191 e-, and the final precision at which one can measure the sky level is 0.55%, or a 30% increase compared to the slow readout mode. Compared to other applications, it is clear that a faster readout rate is better adapted to Schmidt telescopes.

Controller design

Generalities:

The typical organisation of an astronomical CCD camera is the following:



The transfert of charges inside the CCD is done with periodic signals (referred to as "clocks"), which have peculiar patterns and voltages (such as 1.5 volts to - 8 volts for examples).

These clocks are generated inside a sequencer which usually uses TTL signal levels (0 to 5 volts), while the voltages used for the clocks as well as for certain bias voltages used by the CCD amplifier stage are generated inside a bias voltage generation system. It is the role of the clocks drivers or "level shifters" to change the TTL clock levels to the voltage levels required by the CCD, as well as to amplify these signal to drive the CCD. Provided everything is correct with the clocks patterns and voltage values, the CCD generates a video signal during its readout. This signal is amplified using a double correlated sampling amplifier which extracts out of the peculiar video signal generated by the CCD values which is then fed to an analog to digital converter. This sends then data to a readout system, usually located relatively far from the telescope.

Electronic components selection:

- Finding the right parts to use in this controller has been a long process, and the final design of the main controller board is quite new compared to existing models. It is very optimised for its purpose.

- The voltage generation board does not contain any "clocking" signals. On the other hand, it generates heat, and is better located outside the telescope tube. We used a very classical design which uses a voltage reference, with source followers adjustable through multi turn trimmers. Other classical voltage sources (+/- 5 volts, +/- 15 volts) are generated using classical regulators. This board is connected to the main controller's board by a flat ribbon cable.
- The main controller board has to be very compact (5.5*9 cm at most). The smaller the number of connectors required, the higher the reliability of the camera. All the parts had to be available in SOIC package (surface mount). The only exception to this are the fiber optics connectors.
- To avoid crosstalk between the different camera modules, all oscillating signals have to be brought in and out using fiber optics. Because most fiber optics drivers are not directly TTL compatible, they require separate circuitry. After some search effort we located Toshiba parts which were fast enough for our purpose and directly TTL compatible (TOTX194 and TORX195). These parts alone cost almost one third of the components cost of this board.
- In order to operate several CCDs in a relatively small space either synchronously or asynchronously, it was necessary to have a single sequencer per module. After very long delays searching for the right part, we finally located Intel's new flexlogic IFX780 EPLD. This device contains 8 blocks which can be configured as either RAM or EPLD. Its development system can be purchased at low cost (which is not the case of the Altera part that we meant to use at first which costs around \$12,000 alone). In our application, some of the modules are programmed as a sequencer for the RAM, and the RAM part contains all the clocking pattern required to operate the CCD. In anti blooming integration mode, it is possible to drive one part of the IFX780 using a slower clock rate (self generated from the master clock by a frequency divider in an EPLD block).

Once an IFX780 has been programmed, it can be reprogrammed on the fly using a JTAG interface (for a different clocking pattern for example). A prototype board has been built using such a device, and it is been currently programmed to perform the required task. The schematics of connection of the IFX780 attached to this report will maybe have to be redrawn in the final version of the camera following the current tests.

- We chose to use Maxim DG333A quad SPDT analog switches as clock drivers. They were the only quad drivers available in SOIC packaging. They have fast switching time as well as low Ron impedance.
- All signals going to the CCD have an adequately chosen RC filter installed near the CCD.
- In order to use both CCD amplifiers, it was necessary to have a double acquisition chain

- Because of the fast readout speed compared to normal cameras, a video clamping amplifier was chosen. Using two operationnal amplifiers, it is possible to obtain voltage gains as high as 100. Burr Brown's OPA627 and 637 are used in our design.
- To supress the DC signal provided by the CCD amplifiers, an input clamp was also added.
- To provide the four clamps required (two inputs, two for the level substraction) we chose a DG445 quad SPST analog switch. It has relatively low Ron, and very low charge injection characteristics (5 pC).
- A double A/D converter with serial outputs was required. Conversion faster than 5 microseconds was also required. Preferably an input stage sample and hold amplifier as well as internal reference voltage source was required. This plus the SOIC package and the low cost of the unit left us with the choice of the Burr Brown PCM1750, which is a double 18 bits (linear to 14 bits) 4.5 microseconds converter.
- A separate master clock board has been built. It is simply a quartz oscillator, TTL drivers so as to provide drive capability for 9 fiber optics transmitters.
- Another board has been built for the synchronous generation of line start signals. It receives a line start signal from a PC (will may be generated by a DSP in the final version), and has similar TTL drivers to drive 9 fiber optics transmitters. Both cards are installed inside the G64 rack which will also contain the bias boards.
- The Peltier elements power supply is current regulated. It is made with a simple low cost circuit using off the shelf regulators.

 Because it generates a lot of electrical power (18 sources of 2 to 2.5 amps), this rack is located inside the machine room of the telescope.

Current status:

A camera using a Loral 2048*2048 CCD has been in use at our telescope since September 1993, but very poor weather has limited the number of nights used for real sky tests. Nevertheless, after 10 nights of observations (the telescope is mainly used for on going photographic programs) around 2 gigabytes of data have already been acquired with this system providing us with a sufficient amount of experience in data acquisition and reduction, as well as a large number of test images. This allowed us to better refine the use of the CCD, and among other showed very clearly that the anti blooming mode was a necessity in our application.

As far as the new controller is concerned, we discussed about the design choices with several CCD experts, among which F.H. Harris (U.S.N.O. Flagstaff) who have helped us to optimise some points in the design (choice of the analog switches for example).

After this design stage, electronic components are being procured, and construction of a first prototype of bias board and controllers will be

built. As soon as the programmation of the IFX780 is finished, sky tests will be performed using this new design.

A mechanical prototype is also being constructed. Vendors for vacuum connectors as well as connectors for glycol circulation have been located. These two systems will consist of a main connection system and distribution to every individual CCD module through a manifold.

Test system:

To test the first camera using this controller, we will use a 320C30 DSP module currently in use with the existing camera. Because it relies on the PC for data storage, it will be limited in readout speed. However, it will use the controller at its nominal speed of 200000 pixels per second. There will be a delay between each line so as to allow the PC to read the data and store it on the Exabyte tape drive. Some funding has already been found so as to buy a 320C40 DSP development system and it will be put into operation as soon as possible. As soon as we get one 320C40 working, we can put three modules into operation. A new collaboration is in progress with the "Planet Erkundung" group of the DLR (Deutsche Luft and Raum Fahrt), so as to continue work on the DSP based readout system.

Future readout system:

The readout system which is envisioned is based on 320C40 Parallel Digital Signal Processors (PDSPs) which control 3 CCD cameras each. These PDSPs have a high speed 8 bit parallel port (20 megabytes per seconds). A specially designed CCD port allows the conversion of data coming from a camera (i.e. 2 outputs from fiber optics in serial form) into one of the high speed links of the PDSP. It was possible to find a vendor that would add a memory extension to his PDSP modules, as well as develop a SCSI interface for raw data storage. A typical performance of this system will be to readout three CCD images into RAM in less than 10 seconds, and then transfert the images onto Exabyte tapes in 50 seconds during the following exposure. If the exposure is longer than 50 seconds, then some amount of image processing can be performed. Otherwise the normal operating mode will be to reload the images the following day and process them so as to extract the position and magnitudes of the stars.


In the end the system will consist of a massively parallel processor so as to perform real time star detection, as well as trailed objects detection. The processing power of such a system will have to be higher than several gigaflops.

Performance of a 9 wide CCD camera in sky surveillance:

This mode refers to a mode where the widest possible angular coverage is required. It uses no filters. If one limits the exposure time to less than 2 minutes (which is a good compromise between limiting magnitude around 20.5 and sky coverage), then it is possible to take 30 frames per

hour. This would be done using the RA shift method, where the telescope is shifted one field to the east, while the CCDs are being readout in 10 seconds. This would allow to cover 75 square degrees per hour, or 600 square degrees per 8 hours night, corresponding to 18.1 gigabytes per night, or almost 32 gigabytes, or 6 Exabyte tapes in the best (or worse?) case of 14 hours winter nights. This corresponds to the price of half a photographic plate.

Single triple CCD control module




Pushing this system to its limit, it is possible to think to the detection of fast moving near Earth objects where a long exposure time is unnecessary (an object with a 5 degrees per day motion stays on the same pixel only 5 seconds). The main limitation in this system is the Exabyte transfert time, which ought to be around 50 seconds, and which we are aiming to reduce at only 25 seconds. Using the system at these high speed would result in the following values:

Exposure time hourly sky cov. 8 hours 14 hours


120	7.5	600	1050
60	150	1200	2100
3.5	257.5	2060	3605


It should be noted that the whole sky is around 41000 square degrees, so these high speed modes, provided a real time reduction engine was available could cover one twentieth to one tenth of the visible sky per night with a limiting magnitude around 20 or 19 respectively. Such a system ought to be able to cover the whole sky visible from a given observatory in a matter of a dark run (or to generate this amount of data, even if it takes 2 years of calculation for a workstation to go through all the reduction...)


38 Megapixels camera with real time reduction





Appendix 1: Electronic Schematics of the controller

















Appendix 2: Data sheets of the main components of the controller

CCD442 (FA2048) SPECIFICATIONS

ARRAY FORMAT PIXEL SPACING IMAGING AREA CCD TECHNOLOGY ARCHITECTURE OUTPUT RATE

NUMBER OF OUTPUTS QUANTUM EFFICIENCY PIXEL UNIFORMITY RESPONSIVITY READOUT NOISE EXTERNAL LOAD RESISTOR 3-20 K OHMS

POWER DISSIPATION D.C. OUTPUT LEVEL PACKAGE DEVICE MOUNTING DEVICE MATERIAL PROCESSING

2048 X 2048

15 MICRONS HORIZONTAL AND VERTICAL

30.7 MM X 30.7 MM

THREE-PHASE BURIED CHANNEL NMOS

FULL FRAME

2.5 MHz MAXIMUM

TWO

SEE PLOT FOR FRONTSIDE ILLUMINATION

+/-5 PERCENT

1.0 V/MICROJOULE/CM**2

<5e- RMS (4E-6SEC S/H TIME) OUTPUT AMP SENSITIVITY >0.6 E-6 VOLTS PER ELECTRON

> SEE GRAPH 14 VOLTS

AUGAT ISOTRONICS PI-4950S-1

SILVER-FILLED EPOXY

FOUR-INCH 30-50 OHM-CM EPI SILICON

2.5 MICRON MINIMUM GEOMETRIES TRIPLE-POLY SINGLE METAL

OPERATING MODES

BURIED CHANNEL (MPP)

SURFACE CHANNEL

CHARGE CAPACITY DARK CURRENT OPERATING VOLTAGES OPERATING TEMPERATURE

100,000e-<25pA/cm**2 400,000e-<2nA/cm**2

SEE TABLE

25 C .

C.T.E. >0.99999

SEE PLOT

The FA2048 is a 2048 x 2048 element solid state charge coupled device area image sensor which is intended for use in high resolution detector imaging systems and a variety of scientific and organized as a matrix array of 2048 horizontal lines by 2048 vertical columns of charge-coupled photoelements. The pixel spacing is 15 microns by 15 microns.

Excellent low poise margination.

Excellent low noise performance is achieved by use of a buried channel CCD structure and a single stage low noise output amplifier. An additional implant under one array phase allows charge integration with all vertical array phases off which decreases dark current 100 fold.

Device processing is done using 2.5 micron design rules. The single-metal, triple-poly process allows three phase CCD layout with smaller pixel geometries and fewer array blemishes.

VERTICAL ARRAY CLOCKS A1, A2, and A3 are polysilicon gates used to transfer charge down the buried channel to the horizontal CCD multiplexer. Vertical columns are separated by a channel stop region. Incident photons pass through the gate structure, are absorbed in the silicon crystal structure and create electron-hole pairs. The resulting photoelectrons are collected by the photosites during the integration time. An implant under one of the array phases creates a virtual well which collects the photoelectrons even with all the gates in the low(collapsed) state. This multi-pinned phase mode greatly decreases dark current generation in the integration mode. To increase charge capacity, the device may be operated by conventional methods by keeping one of the array phases on(high) during integration. The CCDs may be clocked at larger voltage levels, thus operating in surface channel mode, to increase charge handling capability.

The imaging array is divided into an upper and lower half. Each 1024 X 2048 half may be clocked independently or together. A serial CCD along the top and one along the bottom make it possible to clock each half out simultaneously or, if desired, the entire array out one side. The packaging pinouts are arranged so that the device may be rotated 180 degrees without changing timing by using the other serial mux. The Array Transfer Gate is the final array gate before charge is transferred to the serial multiplexer. For simplified timing, and fewer clocked lines the ATG may be tied to A2.

HORIZONTAL ARRAY CLOCKS M1,M2, and M3 are polysilicon gates used to transfer charge down either of the two horizontal buried channel CCDs to the output amplifier. The channels are twice the size of the vertical CCD channel to permit binning of charge. With binning, the array can be operated normally(2048 X 2048), as a 1024 X 2048 or binned as a 1024 X 1024 device. The transfer from the vertical array is into phases two and three of the horizontal CCD. The horizontal multiplexer has 16 additional "pixels" between the array and the output amplifier. The output from these transfers contain no signal and may be used as a dark level reference. The last gate in the horizontal multiplexer is sized twice as large as the other gates and can be used to bin charge from adjacent columns.


OUTPUT AMPLIFIER The FA2048 has two output amplifiers, one at the end of each serial multiplexer. Each is a single FET floating diffusion amplifier with a reset MOSFET tied to its input gate. Charge clocked from the serial multiplexer changes the voltage on the output amplifier gate. It is reset by use of the reset MOSFET. The Output amplifier drain is tied to VDD. The source is connected to an external load resistor to ground. The source constitutes the output of the device.

DEVICE GRADING Device grading helps establish a ranking for the image quality that a CCD will provide. Blemishes are characterized as row and column outages, hot pixels(excess response) and dark pixels(reduced response). A blemish is defined as a deviation outside the arrays' specification for photoresponse uniformity.


Blemishes are characterized in the central zone and for the total array. The central zone is defined as the middle 1024 X 1024 pixels. No row defects are permitted for any of our graded devices.

	CENTR	AL ZONE	TOTAL	ARRAY
GRADE	PIXELS	COLUMNS	PIXELS	COLUMNS
0		DEFECT	FREE	
1	40	2	100	5
2	100	8	300	30
3	300	15	500	60


3 RG 31 RG 51 RG 51 RG 52 RD 52 RD 52 RD 53 RD 53 RD 54 RD 54 RD 55 RD 54 RD 55 RD 5




FA2048L CONFIGURATION




OUTPUT AMPLIFIER




RLOAD K-OHMS





PICAL LORAL LARGE AREA IMAGER QUANTUM EFFICIENCY 9




TYPICAL OPERATING VOLTAGES

	Burried	Channel	(MPP)	Surface	Channel
	HIGH	LOW	1	HIGH	LOW
MI	+7	-4		+16	0
M2	+7	-4		+16	0
мз	+7	-4		+16	0
RG	+8	0		+12	0
OSG	+7	-4		+16	0
Al	+2	-8		+14	0
A2	+2	-8		+14	o
А3	+2	-8		+14	0
ATG	+2	-8		+14	0


D.C. VOLTAGE LEVELS

OD	20
ORD	13
OTG	1.0


Substrate is Grounded



NON-MPP MODE OF OPERATION



MPP MODE OF OPERATION



10 ns FLEXIogic FPGA FAMILY WITH SRAM OPTION **IFX780**

- Deterministic 10 ns Pin-to-Pin High Performance FPGA (Field Programmable Gate Array Propagation Delays
- -80 MHz System Clock Frequency
- 5.000 Equivalent Logic Gates or up to 10,240 Bits of SRAM
- 0.8 L CHMOS* Technology
- Power Management Options
 Minimize Active Power Consumption (1.5 mA/MHz)
 - -Zero Power Standby
- circuit Reconfiguration/Programming --- Supports Boundary Scan and In-JTAG 1149.1 Compatible Test Port
- (CFBs) Linked by a 100% Connectable Eight Configurable Function Blocks Matrix

- Any CFB can be either 24V10 Logic or SRAM Block
 - Up to 80 Complex Macrocells
- CFB Selectable 3.3V or 5V Outputs - 128 x 10 SRAM Configuration
- Dual Feedback on All I/O Pins erms Per Macrocell with No Performance Penalty
- Selectable D/T/JK/SR Filp-Flops
- Fast 12-Bit identity Compare Option
 - and Programming Tools
- 24V10 Macroceli Features

2

290459-1 84 PLCC



290459-2

Package Options

Pins	Package	Macrocells	1/0	Inputs	Clock	JTAG/Vpp	200	GND
84	PLCC	80	09	0	2	5	8	G
132	POFP	80	80	22	2	5	10	13

*CHMOS is a patented process of Intel Corporation.

- Open-Drain Output Option
- Allocation Supports up to 16 Product
- 12 Clocking Options
- Flexible Preset/Clear Options
- Supported by Industry Standard Design
- -- Improves Fitting of Complex Designs

standby power consumption.

Flexible Features

ments including Intel's PLDshell PlusTM software. This software runs on i386TM or higher PC-compatible platforms.

INTERCONNECT

ic FPGA (Field Programmable Gate Array) family. The iFX780 consists of eight configurable function

The iXF780 is the first member of the Intel FLEXtog

INTRODUCTION

blocks (CFBs) linked by a 100% connectable matrix.

Each CFB can be defined either as a 24V10 logic block or as a block of 128 x 10 SRAM. This combination will provide approximately 5,000 gates of logic in either PLCC or PQFP packages.

The Global Interconnect Matrix that connects each of the CFB blocks is 100% connectable. Any combination of signals in the matrix can be routed into any CFB block, up to the maximum fan-in of the block This high degree of connectivity between CFB blocks eliminates routing problems during rework of a complex design.

nology to provide an 80 MHz external clock frequen-

The iFX780 uses Intel's 0.8 cHMOS EPROM tech-

Flexible Performance




Figure 1. Interconnect Matrix

CONFIGURABLE FUNCTION BLOCKS

bus interface controllers where memory is required for buffering data in addition to the logic for the con-

troller design itself.

and logic in a single device becomes a big advantage when designing communication controllers or

24V10 Mode

Each 24V10 block contains a product term array, a P-Term Allocation circuit, 10 macrocells, clocks and I/O logic in the familiar architecture of a simple PLD.

macrocell ratio (2.4:1). This improves the fitting capacity of the iFX780 architecture by providing more available interconnect lines from the global intercon-The 24V10 CFB blocks have a superior fan-in to nect matrix for each macrocell.

reconfiguration not only allows the designer ultimate flexibility in protoxyping new designs, but also supports applications where the final configuration is not fixed. New configurations may be downloaded to the

compatible pins to support boundary scan, in-circuit reconfiguration, and programming modes. In-circuit

The iFX780 also provides dedicated JTAG 1149.1

Flexible Testing and Programming

IFX780 upon power-up to reflect changes in system organization or design requirements that cannot be

determined at production time.

Flexible Tools Support

Within each 24/10 block an identity compare circuit is available that can perform a compare of up to 12 bits within the tp_D of the device. The 24V10 blocks also provide two asynchronous Clear/Preset control terms and two Output Enable control terms (with an inversion option for each)

The FLEXLogic FPGA family is supported by industry standard design entry/programming environ-

Figure 2. CFB as 24V10 Block

Gobal

290459-4




Figure 3. Clocking Modes

Macrocell Configurations

The macrocells can be configured either as a fast combinatorial block, a D-register, or a T-register, J/K and S/R registers are available as software emulafeedback paths shown in Figure 2. This allows macrocells to be used for buried logic while the I/O pins are used as inputs. Depending on the package used, some macrocell outputs may not be brought outside Each I/O of the device has dual (internal and pin) the package. These I/Os may still be used to provide buried logic since internal feedback is available.

Clocking Modes

There are three clocking modes available for every macrocell (see Figure 3): synchronous, delayed, and asynchronous. Table 1 shows the different liming options each clock mode offers.

intel

ADVANCE INFORMATION

Synchronous is the standard clock mode where the register clock is driven directly from one of the two global clock pins. Delayed clock is similar to synchronous, but there is a local delay added (within the CFB) to either of the two synchronous clock signals.

Asynchronous mode is where the register clock uses one of the two local CFB ACLK product terms.

Table 1. Clock Mode Timings

	Mode	Tsu	THOLD	8
	Synchronous	6.5	0	9
	Delayed	9	2	, 8
	Asynchronous	2	9	12
-				

2

In addition, each clocking mode may be inverted to allow the macrocell register to be clocked either on the rising or falling edge of the clock signal. This

combination provides up to twelve different clock options for each macrocell.

Control Signafa

to the clocks (see Figure 4). These include two Output Enable (OE) signals, and two asynchronous Clear/Preset signals. Each control signals is generated by a single product term from the local 24V10 AND array with an inversion option. This allows multiple product term control equations to be imple-There are 4 control signals in each CFB in addition

Comparator Logic

Each 24V10 block provides a comparator circuit (see Figure 5). This circuit can do an identity compare of up to 12 signals, within the Tpp of the device.




Figure 4. Control Signals 2-6

ADVANCE INFORMATION




Figure 5. 12-Bit Identify Compare Logic

T A

290459-7

The number of bits that can be compared is only limited by the fan-in of the CFB. Since the fan-in is 24 signals, a 12-bit comparator is the maximum implementation possible. When less than 12 bits are being compared, the other signals available from the Interconnect Matrix can be used in equations. For instance, doing an 8-bit compare still leaves 8 other signals on the block fanin (24-16 = 8). The bits being compared may also be used to implement SOP logic in parallel with the compare function.

place of any of the product term pairs in the product term allocation logic allowing the compare result to be used in any macrocell. However, only one of the ten macrocells in the CFB can use the comparator output. The output of the comparator circuit may be used in

Product Term Allocation

P-term resources without the performance penalty of other approaches. The P-terms are typically grouped into sets of two product terms each, and The iFX780 uses the patented intel product term allication scheme, which gives better utilization of the there are two sets per macrocell.

tional product terms and can support up to 16 P-term equations (see Figure 6). The performance of any macrocell is the same whether 2 or 16 P-terms are being used. cells in order to increase the total number of P-terms Each macrocell may borrow from adjacent macroto a maximum of 8. In addition, the macrocells located at the "ends" of each CFB have access to addi-

SRAM Configuration

wonal manner by using 7 bits of the 24 signal fan-in as address information and 10 bits as data-in. Three bits are used for BE, WE, and OE controls (see Ta-128x10 (128 words by 10 bits) SRAM block (see Figures 7 and 8). The SRAM is accessed in a conven-88 configured Each iFX780 CFB block can be

Table 2. SRAM Function Table

-	10	v	P	ъ	Ð	,
1000	I/O Pins	Disabled	Disabled	Enabled	Disabled	Enabled
oler C	Cycle	None	Read	Read	Write	Write
	Œ	×	1	0	1	0
Inputs	WE	×	1	1	0	0
	BE	1	0	0	0	0

It is possible to define the SRAM memory either with bidirectional I/O data bus or with a separate input data bus and output data bus.

chip non-volatile configuration cells during power-up. Therefore, the data in the SRAM can be pre-configured at programming time. As long as no memory writes to this block are executed, the SRAM will contain a copy of the nonvolatile cells. In this way, the SRAM block can be used as read only The SRAM memory bits are initialized by the onmemory (ROM). When a CFB is configured as a SRAM, regular Sum-of-Product logic is unavailable in that block. All of the macrocells and P-terms have been converted to SRAM use.

Different sized SRAM organizations are possible by cascading multiple CFBs to increase the width or depth of the memory.

input Configuration

feedback pullup option on any CFB input. This op-tion can be used to reduce power consumption for 5V inputs but may increase leakage currents during The iFX780 can be configured to enable a weak input transitions.

Output Configuration

3.3V SELECTION

5.9 the appropriate V_{CCO} pins to a 3.3V power supply. While the iFX780 still requires 5V V_{CC} for normal operation, the V_{CCO} pin associated with each CFB The pins in an I/O block can operate at 3.3V by tying

systems. For example, the iFX780 device may be used as an interface to bridge between a 3.3V CPU and 5V peripheral logic. In addition, all input pins are 5V safe so mixing 3.3V outputs and 5V inputs is suptrol the output voltages of the I/O pins in that block. This allows the IFX780 to be used in mixed voltage may be connected to either 5V or 3.3V to conported. Power sequencing is required when any or all CFBs operate at 3.3V levels. In this case, the 5V source must be equal to or greater than the 3.3V source during power-up. During power-down, the 3.3V source must be less than or equal to the 5V source.

Open Drain Output Option

The device can also be configured to enable an ing multiple open drain outputs with an externally supplied pull-up resistor to emulate an additional OR open drain output option for each I/O pin. If desired, more complex equations can be implemented by usplane.

TTL versus CMOS Outputs

There is a weak pullup provided for CMOS compatible outputs. This pullup is always active in both 3.3V and 5V modes.

JTAG/IEEE 1149.1 TESTABILITY


The JTAG/IEEE 1149.1 Standard Boundary Scan architecture is implemented in the iFX780. This feature supports fault isolation testing of board designs at the component level and enhances production testing, field repair, and is ideal for Fault Tolerant applications.

associated logic which are accessed through the Test Access Port (TAP). The TAP interface consists of three inputs: Test Mode Select (TMS), Test Data in (TD) and Test Clock (TCK), and one output: Test Data Out (TDO). The iFX780 boundary scan support consists of an instruction Register, a Data Register, scan cells, and

The boundary scan cells of the IFX780 external signals are linked to form a shift register chain for all active pins. This chain provides a path which can be used to shift in test stimulus as well as shift out test response data for inspection.

vice while observing the input buffers of the other device. This same technique may be used to per-form simple in-circuit functional testing of the iFX780 for prototyping new system designs. tween two JTAG devices on a circuit board by plac-ing a known value on the output buffers of one de-For example, a continuity test may be performed be-

ADVANCE INFORMATION






Figure 8. SRAM Functional Block Diagram

dard programming, in-circuit reconfiguration, and in-circuit programming. The 4-pin JTAG test interface is also used for stan-

Boundary Scan Instructions

supports public instruction opcodes, "semi-public" instruction opcodes used for the Program/Verify modes, and additional Intel private instructions. The IFX780 boundary scan Instruction Register (IR)

Public Instructions

EXTEST (IR Opcode 00000 Binary)

vatues contained in the boundary scan cells which allows testing of circuitry external to the iFX780 package, typically for printed circuit board intercon-The EXTEST instruction drives the output pins to the

BYPASS (IR Opcode 11111 Binary)

The BYPASS instruction selects the one bit ByPass Register, (BPR), to be connected to TDI and TDO.

(IR Opcode 00001 Binary) SAMPLE/PRELOAD

lows a "snap-shot" of the values of the pins of the iFX780 in an unobtrusive menner and 2) preloads data to the iFX780 pins to be driven to the system circuit board when executing the EXTEST instruc-The SAMPLE/PRELOAD instruction is used for two functions. The SAMPLE/PRELOAD instruction 1) al-

IDCODE (IR Opcode 00010 Binary)

to be connected to TDI and TDO allowing the IDcode to be serially shifted out of TDO. The IDCODE instruction selects the ID code register

UESCODE (IR Opcode 10110 Binary)

tronic Signature (UES) register to be connected to TDI and TDO allowing the UES code to be serially shifted out of TDO. The UESCODE instruction selects the User Elec-

HIZ (IR Opcode 01000 Binary)

The HIZ instruction sets all I/Os to a high impedance state.

IN-CIRCUIT RECONFIGURATION

The IFX780 supports in-circuit reconfiguration and in-circuit programming through the use of the 4-pin JTAG test port. Downloading a new configuration can be accomplished by simply shifting the new data into the device.

non-volatile cells so that the configuration will not be lost even when the power is turned off. This is also done through the use of the JTAG test port plus the This may be done as many times as desired in a prototyping scenario. Once the final version of the design is confirmed it may be programmed into the programming voltage pin (Vpo). For more details on in-circuit reconfiguration and programming please refer to the iFX780 Device Programming and In-Circuit Reconfiguration Specification and supporting application notes.

2

SECURITY

bit is set, the design cannot be read out of the non-volatile cells or the SRAM. The state of the nonvola-tile security bit at power-up determines access and A programmable security bit controls access to the data programmed into the device. Once this security cannot be changed by in-circuit reconfiguration.

SOFTWARE SUPPORT

PLDshell Plus

for Intel programmable logic and is all you need to PLDshell Plus is a sophisticated development tool begin designing with Intel FPGAs. With PLDshell you can develop, compile, and simulate efficient designs for Intel FPGAs and PLDs.

PLDshell Plus includes several enhancements over earlier versions:

- Design Merge
- SRAM Configuration Support
- Compare Operation Support
- Simulation Support for Intel FPGA 1
 - Vector Notation

Design Merge

PLDshell Plus can merge multiple PDS design files into any Intel PLD, including the Intel IFX780. The Merge function makes it easy for designers to consolidate multiple PLDs into a single, high-performance FPGA or PLD.

FPGA Architectural Feature Support

PLOshell Plus supports all of the innovative architectural features of the iFX780 through the implementation of new language syntax such as:

- SRAM configuration
- Compare operation
- Burled macrocells
 - Clocking options

3.3V and 5V options

Functional Simulation

PLDshell Plus allows the designer to simulate the internal function of any Intel FPGA or PLD for rapid design verification. PLDshell Plus provides the following simulation capabilities:

- Event-driven simulation of combinatorial, registered, and state machine designs
- Ability to set any input, preload any register, and compare any output against an expected value
- Ability to group signals together (form a vector) to simulate a bus
- Generation of test vectors from simulation resuits for inclusion in the JEDEC file
- Simulation history file with ability to output a subset of signals to a secondary trace file

Device Selector

The designer can develop the logic design first, and then use the PLDshell Plus device selector to pick a list of appropriate devices. After a design is compiled or estimated through PLDshell Plus a report file is generated. Contained in the report file is a listing of suggested devices appropriate for the target de-

System Requirements

Listed below are the minimum requirements for a system in order to use PLDshell Plus:

- -- Intel 386 based PC compatible
 - 2MB RAM (minimum)
- VGA monitor/adaptor
 - DOS 3.1 (or later)

ADVANCE INFORMATION FX780

THIRD-PARTY SUPPORT DESIGN SOFTWARE

Third party tools support will be provided by the fol-

lowing vendors: Acugen

- ATGENTM Test Generation: Automatically generates high coverage functional test vectors for programmable logic devices.
- Cadence
- Composer™: Comprehensive suite of design entry, debug and documentation capabilities.
- Verilog-XLTM and VHDL-XLTM; Digital logic simulators and interactive debug environment.
 - Data I/O
- . ABELTM: Design software allowing you to describe and implement logic designs.
- PLDiest™ Plus: integrated software package that combines a testability analysis of the device under design or test with fault grading and automatic test vector generation.
- Logical Devices
- CUPL™: High level, universal design software package.
- Mentor Graphics
- Design Architect™: Integrated system of schematic, symbol, and text editors for capturing de-
- QuickSim™: High performance logic simulator for function and performance verification.
- Minc
- be used for all types of programmable logic with automatic device selection, automatic partitioning and functional simulation. PLDesigner-XL(R): Powerful design tool that can
- OCAD
- test vector generation and multiple forms of in---- PLD Tools & Schematic Design ToolTM: Software tool environment including schematic entry,
- Verification/Simulation ToolTM: Series of software tools for performing timing-based simulation of designs.

- Quad Design
- MOTIVETM: Advanced timing verifier for identify-ing setup and hold violations in a design.
 - Viewlogic
- ViewPLD & PowerviewTM: Integrated schematic capture and simulation environment.

PROGRAMMING SUPPORT

Programming Support will be provided following ven-

- BP Microsystems
 - PLD 1100 · Data I/O
- Unisite 2900/3900
- Elan
- Model 6000
- Logical Devices
 - ALLPRO
- Sprint Plus

DEVICE MODELS

Simulation models will be provided by the following vendors:

- Logic Modeling Corporation
- Smart Model: Device model support for behavioral simulation through a variety of simulators.
 - Viewlogic

ABSOLUTE MAXIMUM RATINGS.

Symbol	Parameter	Min	Mex	Units
Voc	Supply Voltage(1)	-2.0	+7.0	>
νрр	Programming Supply Voltage(1)	-2.0	+13.5	>
۸,	DC Input Voltage(1, 2)	-0.5	-0.5 V _{OC} +0.5	>
tsra	Storage Temperature	-65	+150	င္
tamB	Ambient Temporahan(3)	-10	98+	္ .

ADVANCE INFORMATION

NOTICE: The data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operating beyond the "Operating Conditions" is not recommended and swittended exposure beyond the "Operating Conditions" may affect device reliability.

Voltages with respect to ground.
 Minimum Dc Irput it a -0.5V, Junturg transitions, the inputs may undershoot to -2.0V or overshoot to +7.0V for periods less than 20 ns under no load conditions.
 Under bias. Extended temperature versions are also available.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unite
Λας/νασο	Supply Voltage - 5V	4.75	5.25	^
Λα	Output Supply Voltage - 3.3V	3.0	3.6	>
ViN	Input Voltage	0	Λœ	>
ν _o	Output Voltage	0	Vcco	>
1	Operating Temperature	0	04+	ာ့
ځو	Input Rise Time		009	su.
جز	Input Fall Time		009	su

D.C. CHARACTERISTICS (TA - OCto +70°C, VCC - 5.0V ±5%)(4)


Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
V _{IH} (5)	High Level Input Voltage	2.0		V _{CC} + 0.3	٧	
V _{IL} (5)	Low Level Input Voltage	-0.3	•	9.0	٧	
VOH	5V TTL High Level Output	2.4			>	1/O = -4.0 mA D.C. $V_{CC} = \text{Min}$
	5V CMOS High Level Output	V _{CCO} -0.2			Λ	1/O = -20 µA D.C., Voc = Min
	3V High Level Output Voltage V _{CCO} −0.2	Vcco -0.2			۸	$1/O = -20 \mu A D.C.$ $V_{CC} = Min$
√o _Γ	5V Low Level Output Voltage			0.45	^	1/O = 12.0 mA D.C., V _{CC} = Min
	3V Low Level Output Voltage			0.2	>	1/0 = 20 µA D.C., Vcc = Min
-	Input Leakage Current			± 10	¥	V _{CC} = Max, V _{IN} = GND or V _{CC}

** Typical values are at T_A = 25°C, V_{CC} = 5V. 5. Absolute values with respect to device GND; all over and undershoots due to system and tester noise are included. Do not attempt to test these values without suitable equipment.

Symbol	Parameter	Min	Typ	Max	Min Typ Max Units	Test Conditions
ZOI	Output Leakage Current			±10	μА	μA $V_{CC} = Max, V_{OUT} = GND or V_{CC}$
lsc(6)	Output Short Circuit Current	-30		-120	шA	-120 mA V _{CC} = Max, V _{OUT} = 0.5V
SB	Standby Power Supply Current		-		Αm	V _{IN} = V _{OC} or GND, Outputs Open
loc Active	Loc Active Power Supply Current		1.5		mA per MHz	MHz VIN = VCC or GND, Outputs Open, Device Programmed as Four 20-Bit Counters

NOTE: 6. Not more than 1 output should be tested at a time. Duration of that test should not exceed 1 second.

A.C. TESTING LOAD CIRCUIT



- ¥1.5v A.C. TESTING INPUT, OUTPUT WAVEFORM -TEST POINTS--TEST POHITS -1.5V INPUT

SWITCHING TEST CIRCUIT

	3	ď	Commercial	ercial	distant Chamber
Specification	To .	3	R1	R2	measured output value
teo	Closed	35 pF	3300	2000	1.5V
xz.dı	Z → H: Open Z → L: Closed				1.5V
texz	H → Z: Open L → Z: Closed	3 d G			H → Z: V _{OH} − 0.5V L → Z: V _{OL} + 0.5V

PIN CAPACITANCE (TA = OC to +70°C, VCC = 5.0V ±5%)(7)

Symbol	Parameter	Conditions	Min	Typ	Мах	Cult
S	Input Capacitance	$V_{IN} = 2V, f = 1.0 \text{ MHz}$		10	12	PF
ပ္ပ	I/O Capacitance	V _{OUT} = 2V, f = 1.0 MHz		12	15	ρF
ž	Clock Pin Capacitance	$V_{OUT} = 2V, f = 1.0 MHz$		15	18	PF
og Q	V _{PP} Pin Capacitance	f = 1.0 MHz		12	15	рF

NOTE:
7. These values are evaluated at initial characterization and whenever design modifications occur that may affect capaci-

intel.

IFX780

ADVANCE INFORMATION

COMBINATORIAL MODE A.C. CHARACTERISTICS (TA = 0°C to +70°C, Vc = 5.0V ±5%)

	•	£	IFX780-10	0	#	IFX780-15	2	- State
Symbol	Parameter	E I	Typ	Min Typ Max Min Typ Max	Min	Typ	Max	
te _D (8)	top(8) input or I/O to Output Valid			10			15	S
(6)XZd1	t _{PZX} (9) Input or I/O to Output Enable			12			18	SL.
(6)ZX41	Input or I/O to Output Disable			15			18	SE.
Ę,	Input or I/O to Asynchronous Clear/Preset			15			20	28
COMP	Comparator Input or I/O Feedback to Output Valid			10			\$	ş

REGISTER MODE—IFX780-10 CLOCK A.C. CHARACTERISTICS (TA = 0°C to +70°C, V_{CC} = 5.0V ±5%)

2


		Synchr	Synchronous	Delayed Sync	d Sync	Async	JUC.	-
Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Oillis
CNT1(8)	Max Counter Frequency 1/(t _{SU} + t _{CO}) — External Feedback	80		76.9		71.4		MHz
CNT2(8)	Max Counter Frequency 1/(t _{CNT})—internal Feedback	8		76.9		71.4		MHZ
fMAX ^(B)		100		92.9		80		MHz
3	Input or I/O Setup Time to CLK	6.5		ß		8		28
J.	Input or I/O Hold Time from CLK	0		8		9		£
ğ	CLK to Output Valid		9				72	S
202	CLK to Output Valid Fed Through Combinatorial Macrocell		91		6		ដ	5
tor₁	Register Output Feedback to Register Input— Internal Path		12.5		5		<u>+</u>	2
호	CLK Low Time	4		•		2	\bot	2
£	CLK High Time	4		4		20		2
ţ,	CLK Period	유		10.5		12.5		2

8. Half outputs switching per block. 8. the part and topic are measured at $\pm 0.5V$ from steady state voltage as driven by specified output load. the part is measured with $Q_L = 5 pF$, $Z \rightarrow H$ and $Z \rightarrow L$ are measured at 1.5V on output.

REGISTER MODE—IFX780-15 CLOCK A.C. CHARACTERISTICS ($T_A = 0^\circ \text{Cto} + 70^\circ \text{C}, V_{CC} = 5.0V \pm 5\%$)

							ľ		
		Synchr	Synchronous	Delayed Sync	d Sync	Asy	Async	Haite	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	2	
fonti	Max Counter Frequency 1/(tsg + tco1)—External Feedback	20		20		50		MHz	
fCNT2	Max Counter Frequency 1/(tcnt)—Internal Feedback	20	-	20		20	,	MHz	
fMAX	Max Frequency (Pipelined) 1/(t _{CP})—No Feedback	66.7		62.5		62.5		MHz	
tsu	Input or I/O Setup Time to CLK	11		8		ဗ		us	
Ŧ	Input or I/O Hold Time from CLK	0		2		စ		SU	
Ş	CLK to Output Valid		6		12		17	2	7
tc02	CLK to Output Valid Fed Through Combinatorial Macrocell		19		22		27	2	
CNT	Register Output Feedback to Register Input—Internal Path		50		8		8	2	
호	CLK Low Time	7		7		7		S	
Ę.	CLK High Time	7		7		7		SE.	
ۇ	CLK Period	15		15		15		SE .	_


COMBINATORIAL MODE WAVEFORMS



intel.

advance information


IFX780



SRAM READ-A.C. CHARACTERISTICS (TA = 0°C10 +70°C, Vcc = 5.0V ±5%)

		IFX780-10	10-10	IFX7	IFX780-15	- India
Symbol	Parameter	MIn	Max	Min	Max	
tac tac	Read Cycle Time	15		20		us
3	Address Access Time		15		20	SL
tABE	Block Enable Access Time		15		ଷ	S
toe(1)	Output Enable to Output Valid		10		15	SL
Ģ	Output Hold from Address Change	2		င		SE.
(I)Z181	Block Enable to Output in Low Z	3		ç		28
t _{BHZ} (1, 2)	Block Disable to Output in High Z		10		15	22
t _{OL 2} (1)	Output Enable to Output in Low Z	3		9		SE

TIMING WAVEFORM OF READ CYCLE



SRAM WRITE-A.C. CHARACTERISTICS (TA = 0°C to +70°C, VCC = 5.0V ±5%)


		IFX7	IFX780-10	IFX7	iFX780-15	1
эушро	Parameter	Min	Max	Min	Max	
twc	Write Cycle Time	15		20		us
t _{BW}	Block Enable to End of Write	12		16		пs
tAW	Address Valid to End of Write	15		20		us
tAS	Address Set-up Time	3		4		ns
twp	Write Pulse Width	12		16		us
twa	Write Recovery Time	0		0		ns
tow	Data Valid to End of Write	12		16		us
ф	Data Hold Time	0		0		SI
tOHZ(1, 2, 3)	Output Disable to Valid Data In	10		13		US

- NOTES:
 1. These signals are measured at ±0.5V from steady state voltage as driven by specified output load. Z → H and Z → L are measured at 1.5V on output.
 2. These signals are measured with C_L = 5 pF.
 3. Does not apply for separate data in and data out buses.


intel.

IFX780


TIMING WAVEFORM OF WRITE CYCLE (WE Controlled Timing)



TIMING WAVEFORM OF WRITE CYCLE #2 (BE Controlled Timing)



Icc vs FREQUENCY



POWER-UP RESET

Because V_{CC} rise can vary significantly from one application to another, V_{CC} rise must be monotonic. The power-up cycle is complete within a delay of the after V_{CC} reaches the V_{ON} value.

Internal power-up reset circuits ensure that all flip-flops will be reset to a logic 0 atter the device has powered-up. Also, the JTAG TAP controller will be put into the Test-Logic-Reset state.

POWER-UP RESET CHARACTERISTICS

Value	100 µs Max	4.75V Min
Parameter	Power-Up Reset Time	Turn-On Voltage
Symbol	tpR	Von

intel.

ADVANCE INFORMATION

IFX780

PIN DESCRIPTIONS

Table 4 lists the dedicated pin names and descriptions.

Table 4. Dedicated Pins

Pin Name	Description
20/	Supply voltage for the iFX780. All must be connected to 5V.
Vss	Ground connections for the IFX780. All must be connected to GND.
Vpp	Programming voltage for the IFX780. During programming, 12.75V must be supplied to this pint. When not in programming mode, this pin may be connected to V _{CC} or GND.
N.	Input only pins. These pins may not be available on all packages.
頁	The Testability Data Input is the boundary scan serial data input to the IFX780. JTAG instructions and data are shifted into the IFX780 on the TDI input pin on the rising edge of TCK.
0	The Testability Data Output is the boundary scan serial data output from the iFX780. JTAG instructions and data are shifted out of the iFX780 on the TDO output on the falling edge of TCK.
支	The Testability Clock input provides the boundary scan clock for the iFX780. TCK is used to clock state information and data into and out of the iFX780 during boundary scan or programming modes. The maximum operating frequency of the boundary scan test clock is 20 MHz.

The Testability Control input is the boundary scan test mode select for the IFX780.

TWS

Table 5 lists the user defined pin names and descriptions.

Table 5. User-Defined Pins

Pin	Description
Vocox	Supply voltage for the outputs of the CFBs. Connecting these pins to +5V causes the CFB to output 5V signals. Connecting these pins to +3.3V causes the CFB to output 3.3V signals.
CLK	Global clocks.
I/Ox	Pins that can be configured either as an input or an output.




ADVANCE INFORMATION


JEV78A

AIDWAINCE IINFORKAATION

IFX780







2.24

FPGA Tutorial

Electronic design has been a process of defining and implementing "black boxes". System level parameters are defined, and the system black box is broken into again until the component level is reached. FPGAs were developed to function as large, highly-integrated black boxes to implement diverse logic functions, and the FLEXlogic FPGA family gives a designer the ulti. subsystem black boxes, which are subdivided again and mate, flexible black box.

FLEXIogic FPGAs were designed to meet increasingly stringent design requirements. The first members of the FLEXIogic family can operate at 80 MHzt system frequencies with predictable 10 ns pin-to-pin logic delays. FLEXIogic FPGAs are designed with Configurable

Function Blocks (CFB) that can function as 24V10-like logic or SRAM. The CFBs are interconnected with Intel® high-speed Globel Interconnect Matrix that allows PLD-like performance in a high density device. Besides traditional sum-of-products and register logic functions, FLEXlogic CFBs can also perform fast identity compares or be configured as a block of 128 x 10 SRAM. You can start developing with FLEXiogic now using Intel's free PLDshell Plus development tool. This tutorial will show you how to create a simple design using PLDshell Plus. You can also create FLEXiogic designs using the development tools that you now use. FLEXIogic FPGAs are supported on most third-party development tool systems.

2

292105-1 CFB CFB 2 2 CFB CFB 2 2 GLOBAL INTERCONNECT **NPUTS** CFB CFB 2 0 CFB CFB 2

Figure 1. IFX780 Block Diagram

intel

FPGA TUTORIAL

Designing with FLEXiogic

FLEXIOGICTM FPGAs are as easy to design with as the earliest PLDs; simply write the logical equations, develop a truth table, or enter the schematic equivalent.

Up to 16 product terms can be included in a single sum-of-products equation. Most functions require three

able to implement large, complex functions. FLEXIo-Pairs of product terms are steered from one macrocell to its neighbor, allowing macrocells to implement funcmacrocell enough resources to implement all functions is wasteful and expensive, but macrocells must also be gicTM uses an innovative product-term allocation scheme to maximize resource utilization and design fit. or fewer product terms, but some tions with up to 16 product terms. many more product terms to




Figure 2. Product Term Allocation

identity Compare

identity compares can be defined in parallel with other logic functions:

out2.CMP = {C[0:11]} = = {D]0:11]}

logic, and works in parallel, so that compares can be included in logic equations, and still deliver the result The comparator uses the same inputs as other CFB in 10 ns.

requiring one pass through a Configurable Function Block take 10 ns. This includes 16 product-term equa-tions and 12-bit identity compares.

Function results can be loaded into macrocell registers. Each register can be individually configured as a D or T register. SR and Mr registers can also be emulated. Register clocking is user programmable in each macrocell, accommodating a variety of timing requirements. Registers can be clocked on the rising or falling edge of an external clock, a delayed external clock, or a function generated clock.

Timing

Determining if FLEXIogic can meet your timing requirements is equally easy; all combinatorial functions




Figure 3. FLEXIogic Macrocell

define a synchronous clock function generated clock clock on rising edge clock on falling edge delayed clock outl.CEKF = clkl
out2.CEKF = /clkl
out3.CEKF = clkl DELAYCEK
out4.CEKF = in8*in3*in4

The result, either registered or combinatorial, of each macrocell is always feedback to the Global Interconnect Matrix. The macrocell's I/O pin can be an output, input, or bi-directional, and is always available to the Global Interconnect Matrix.

;dedicated output ;dedicated input ;bi-directional outl.TRST = VCC out2.TRST = GND out3.TRST = inl*in2

2

intel

FPGA TUTORIAL

CFB as SRAM

Each CFB can be independently configured as 15 ns SRAM

RAM PIN BUFFRAM[0:9] BUFFRAM[0:6].ADDR = A0, A1, A2, A3, A4, A5, A6
BUFFRAM[0:9].DATA = DIN[0:9]
BUFFRAM.BE = in8
BUFFRAM.WE = write_enable

3,3V/5V I/O

The physical limitations of silicon demand that high-performance electrical designs move to 3.3V or lower voltages. FLEXlogic FPGAs are the first programmable logic devices to address designers' needs for 3.3V and 5V logic. Each CFB can be configured as 3.3V or 5V logic by tying its V_{CCO} pin to the appropriate supply voltage. Adding 3VOLT or 5VOLT to a macrocell's pin definition allows the compiler to group it with other cells with the same logic level.

PIN 12 OUT1 SVOLT ;5.3V pin

CFB as SRAM




Figure 4. CFB as SRAM

8/93

Precision, Quad, SPDT, CMOS Analog Switch

General Description

The MAX333A is a precision, quad, single-pole double-throw (SPDT) analog switch. The four independent switches operate with bipolar supplies ranging from ±4.5V to ±20V, or with a single-ended supply between +10V and +30V. The MAX333A offers low on resistance (less than 35Ω), guaranteed to match within 2Ω between channels and to remain flat over the full analog signal range ($\Delta 3\Omega$ max). It also offers break-before-make switching (10ns typical), with turn-off times less than 145ns and turn-on times less than 175ns. The MAX333A is ideal for portable operation since quiescent current runs less than 1µA with all inputs high or low.


This monolithic, quad switch is fabricated with Maxim's new improved silicon-gate process. Design improvements guarantee extremely low charge injection (10pC), low power consumption (35µW), and electrostatic discharge (ESD) greater than 2000V.

Logic inputs are TTL- and CMOS-compatible and guaranteed over a +0.8V to +2.4V range, regardless of supply voltage. Logic inputs and switched analog signals can range anywhere between the supply voltages without damage. This upgraded part is a replacement for a DG211/DG212 pair when used as a quad SPDT switch, or two DG403 dual SPDT switches.

Applications

Test Equipment Communications Systems PBX, PABX Heads-Up Displays Portable Instruments

Pin Configuration



Features


- Upgraded Replacement for a DG211/DG212 Pair or Two DG403e
- Low On Resistance < 22Ω Typical (35Ω Max)
- **Guaranteed Matched On Resistance Between** Channels < 20
- **Guaranteed Flat On Resistance over Full Analog** Signal Range Δ3Ω Max
- Guaranteed Charge Injection < 10pC
- ♦ Guaranteed Off-Channel Leakage < 6nA at +85°C</p>
- ESD Guaranteed > 2000V per Method 3015.7
- Single-Supply Operation (+10V to +30V) Bipolar-Supply Operation (±4.5V to ±20V)
- **♦ TTL-/CMOS-Logic Compatibility**
- ♦ Rail-to-Rail Analog Signal Handling Capability

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX333ACPP	0°C to +70°C	20 Plastic DIP
MAX333ACWP	0°C to +70°C	20 Wide SO
MAX333AC/D	0°C to +70°C	Dice*
MAX333AEPP	-40°C to +85°C	20 Plastic DIP
MAX333AEWP	-40°C to +85°C	20 Wide SO
MAX333AMJP	-55°C to +125°C	20 CERDIP

Contact factory for dice specifications.

Typical Operating Circuit



MIXLM

Mexim Integrated Products 1-17

Call toll free 1-800-998-8800 for free samples or literature.

DG444/445

CMOS Analog Switches Monolithic Quad SPST

BENEFITS	 Wide Dynamic Range 	 Low Signal Errors and 	Distortion	 Simple interfacing 		
FEATURES	 ± 15 Volt Input Range 	● ON Resistance < 80 Ω	 Fast Switching Action 	ton < 160 ns	tore < 80 ns	

● ESDS Protection > ±4000 V TTL, CMOS Compatible

- DG211/DG212 Upgrades
- DESCRIPTION

Audio and Video Switching

Semple and Hold circuits

APPLICATIONS

Data Acquisition

Automatic Test

Battery Operated Systems

Communication Systems

when OFF. ON resistance is very flat over the full when ON, and blocks up to 30 volts peak-to-peak ±15 V analog range, rivaling JFET performance Each switch conducts equally well in both directions without the inherent dynamic range limitation.

switches was designed to provide high speed, low-error switching of analog signals. Combining low power (<35 microwatts) with high speed (flow < 160 ms), the DG444/45 is ideally suited for upgrading DG211/DG212 sockets. Charge injection

The DG444 series of monolithic quad analog

has been minimized on the drain for use in

sample-and-hold circuits.


the 16-pin pleastic and smell outline. The performance grade for this series is the industrial, D suffix (-40 to 85°C) temperature range. The two devices in this series are differentiated by block diagrams for each. Packaging options include the type of switch action as shown in the functional

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

Four SPST Switches per Package Logic 1 1 2 2.4 V SWITCH 욠 **DG444** Truth Table LOGIC








Siliconix Incorporated

Z

Siliconix incorporated

FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION

DG444/445



ABSOLUTE MAXIMUM RATINGS

Operating					rat			
Ito V-	V+	GND 25 V	VL (GND -0.,3 V) to 44 V	Digital Inpute Va.Vol (V-minus 2 V) to (V+ plus 2 V)	or 30 mA, whichever occurs first	Current (Any Terminal) continuous 30 mA	Current (S or D) Pulsed 1 ms. 10% duty 100 mA	Storage Temperature (D Suffix)
Voltages Referenced to V-	٧٠	OND	٨,	Digital Inputs Va.V _D ¹		Current (Any Termit	Current (S or D) Pu	Storage Temperatur

Operating Temperature (D Suffix)40 to 85°C	Power Dissipation (Package)* 16-Ph Pastic Dile* 450 mW All leads weided or soldered to PC Board. Desire & MW/C above 75°C. The Communication of the PC Board. Desire & The Communication of the PC Board.	Signale on Sx, Dx, or flux exceeding V+ or V- will be clamped by internal diodes. Link forward diode current to maximum current ratings.
õ	2 = = . : :	-

₩ .
ECTRICAL CHARACTERISTICS
٧.
ELECTRICAL

<u>≅</u>″

Ū z

ē

		Test Conditions		LIMITS	2	Γ	
		V-= -5 V	1=26°C 2=86°C 3=40°C	O	200 ST	SUFFIX -40 to 85°C	
PARAMETER	SYMBOL	GND = 0 V V _N = 2.4, 0.8 V	TEMP	pdAL	MIR	MAX	FNS
SWITCH							
Analog Signal Range ^o	VANALOG				-15	35	>
Drain-Source ON Resistance	FDB(ON)	is = -10 mA, V _D = ± 8.5 V V+ = 13.5 V, V= = -13.5 V	2.5			80 00 100	q
Switch OFF Leakage	la(OFF)	V+ = 16.5 V, V- = ~16.5 V	- ~		-0.25	0.25	
Current	lotorry	V _D = ±15.5 V, V _B = ±15.5 V	- 7		-20	0.25	2
Channel ON Leakage Current	b(on) + s(on)	V+= 16.5 V, V-=-16.5 V V== V _D = ± 15.5 V	- ~		9.9	4.6	-

Preliminary

| >

5-275

To achieve high-voltage ratings and superior switching performance, the DG444 series was built on Siliconk's high-voltage silicon-gate process. An

epitaxial layer prevents latchup.

DG444/445

ELECTRICAL CHARACTERISTICS	TICS *						
		Test Conditions		LİN	LIMITS		
		Unless Otherwise Specified: V+ = 15 V V- = -15 V V, = 5 V	1=25°C 2=85°C 3=-40°C		10 to	SUFFIX 40 to 85°C	
PARAMETER	SYMBOL	GND = 0 V V _N = 2.4, 0.8 V*	TEMP	TYP ^d	MIN	MAX	UNIT
TUPVI							
Input Current with V _N	1,1	V _N Under Test = 0.8 V All Other = 2.4 V	1,2		-0.6	0.6	
Input Current with Ver HIGH	M _I ·	V _N Under Test = 2.4 V All Other = 0.8 V	1,2		-0.5	0.6	{
DYNAMIC							
Turn-ON Time	ton	R. = 1k D. C. = 5 pF	-			160	1
Tum-OFF Time	tor!	V _S = ±10 V	-			- 90	Ē
Charge Injection ^e	σ	CL = 10 nF, Vs = 0 V Von = 0 V, Rom = 0 Ω	~		-10	10	õ
AJddins							
Positive Supply Current	±		- 4			- 29	
Negative Supply Current	1	V+= 16.5 V. V-= -16.5 V	2		7 %		
Logic Supply Current	16	V _N = 0 or 5 V	1 2			1 5	Ę
Ground Current	dwp		2		749		

ELECTRICAL CHARACTERISTICS	STICS			NO)	(UNIPOLAR SUPPLY)	JPPLY)
		Test Conditions		LIMITS		
		Uniess Otherwise Specified: V+ = 12 V V- = 0 V V- = 0 V V- = 0 V V- = 6 V	1=25°C 2=85°C 3=-40°C		BÚFFIX -40 to 85°C	
PARAMETER	SYMBOL	QND = 0 V	TEMP TYP d	P d	MIN MAX P	FNS
SWITCH						
Analog Signal Range ^a	VANALOG				12	>
Drain-Source ON Resistance	[DS(ON)	Is = -10 mA, V _D = 3 V, 8 V V+ = 10.8 V, V _L = 5.25 V	2,3	_	160 200	q

Preliminary

5-276

Siliconix incorporated

Siliconix incorporated

DG444/445

ELECTRICAL CHARACTERISTICS	STICS®			Š	15	(UNIPOLAR SUPPLY)	PPLY
		Test Conditions		LIMITS		Γ	
		V 0 = - \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1=25°C 2=86°C 3=-40°C		BUFFIX -40 to 85°C	o e×	
PARAMETER	SYMBOL	GND = 0 V	TEMP	M P 4YT	MIN MAX 6	1AX 6	LINI
DYNÁMIC						- 1	
Tum-ON Time	ton	RL=1k.D. CL=35 pF	-		\vdash	8	
Turn-OFF Time	tor	> 0 = 8 >	-			300	Ē
Charge Injection ⁹	o	CL=10nF, V,=6.26 V Von = 6.6 V, Hom = 0 A V+= 13.2 V	-	<u> </u>	9	\$	8
SUPPLY							
Positive Supply Current	±	V+ = 13.2 V V _{R4} = 0 or 5 V	2,8			- 10	
Negative Supply Current	1	V _N = 0 or 5 V	- 8,3	•	7 49		
Logic Supply Current	I,	V _L = 5.26 V V _M = 0 or 5 V	2,3			- 60	¥
Ground Current	lavo	V _N = 0 or 5 V	2.3	-	7 4		
MOTES					١	1	

a. Pefer to PROCESS OPTION FLOWCHART for additional information.
b. The algorized convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
c. Catarinate of by design not subject to production test.
d. Typical values are for DESIGN AD ONLY, not guaranteed nor subject to production testing.
e. V_N = input voltage to perform proper function.

Vo. is the steady state output with the switch ON. Feedthrough wa switch capacitance may result in spikes at the leading and trailing edge of the output waveform.

1, < 20 m

^ ^ LOGIC 3.0 V

BWITCH Vs --

SWITCHING TIME TEST CIRCUIT

Report test for Oh 2, 3, 4 For load conditions, See Electrical C. (Includes fluture and stray o

Vo = Va RL + fosion)


NOTE: Logic front waveform is inverted for switches that have the opposite logic sense

BWITCH 8 V


Preliminary



CHARGE INJECTION TEST CIRCUIT




BURN-IN CIRCUITS



Note: All Resistors are 10 kD, unless otherwise specified


SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




Siliconix incorporated

DG444/445

Silloonk incorporated cROSSTALK TEST CROUIT




OFF ISOLATION TEST CIRCUIT



FREQUENCY TESTED 100 Hz to 13 MHz

Ŋ

INSERTION LOSS TEST CIRCUIT



FREGUENCY TESTED 100 Hz to 13 MHz


Preliminary

5-278


5-279

Silloonix incorporated

DG444/445 SOURCE + DRAIN ON CAPACITANCE



SOURCE + DRAIN OFF CAPACITANCE



PIN DESCRIPTION

Analog Channel Input or Output DESCRIPTION SYMBOL

Analog Channel Output or Input

Positive Supply Voltage Logic Control Input

Negative Supply Voltage Digital Ground

ON ON O

Logic Supply Voltage

5-280

Preliminary

Siliconbrand incorporated APPLICATIONS

DG444/445




Figure 6. Precision-Weighted Resistor Progr




Figure 7. Precision Sample-and-Hold

Preliminary

5-281





OPA627

OPA637

Difet ® OPERATIONAL AMPLIFIERS Precision High-Speed

● VERY LOW NOISE: 4.5nV//Hz at 10kHz

PRECISION INSTRUMENTATION

APPLICATIONS

■ FAST DATA ACQUISITION DAC OUTPUT AMPLIFIER SONAR, ULTRASOUND

OPTOELECTRONICS

- OPA627—550ns to 0.01% OPA637—450ns to 0.01% ● FAST SETTLING TIME:
- LOW V_{cs}: 100µV max
- LOW DRIFT: 0.8µV/C max
 - LOW L: 5pA max

● HIGH-PERFORMANCE AUDIO CIRCUITRY

ACTIVE FILTERS

HIGH-IMPEDANCE SENSOR AMPS

High frequency complementary transistors allow


- OPA627: Unity-Gain Stable
- OPA637: STABLE IN GAIN ≥5

DESCRIPTION

circuity provides high accuracy and low-noise per-formance comparable with the best bipolar-input op ers provide a new level of performance in a precision FET op amp. When compared to the popular OPA111 op amp, the OPA627/637 has lower noise, lower offset ess. It operates over a wide range of power supply voltage—±4.5V to ±18V. Laser-trimmed Diffet input voltage, and much higher speed. It is useful in a broad The OPA627/637 is fabricated on a high-speed, dieectrically-isolated complementary NPN/PNP proc-The OPA627 and OPA637 Diffet operational amplifi range of precision and high speed analog circuitry.

formance not possible with previous precision FET op Difet fabrication achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained bandwidth, attaining dynamic perover a wide input common-mode voltage range with amps. The OPA627 is unity-gain stable. The OPA63 is stable in gains equal to or greater than five. unique cascode circuitry. increased circuit

The OPA627/637 is available in plastic DIP, SOIC and metal TO-99 packages. Industrial and military temperature range models are available.



blemmittend despect technotrial Poet. - Maching Address; PD Box 11480 - Thurson, AZ 6774 - Strond Address; 6720 S. Tucson Wind. - The Special Address; 6720 S. Tucson Wind. - The Special Address; 6720 S. Tucson Wind. - The Special Address; 6720 SP 5550 - Manual Anna Product Special Address (ADDRESS) - Manual Anna Product Special Address; 6720 SP 5550 - Manual Anna Product Special Address; 6720 SP 5550 - Manual Anna Product Special Address; 6720 SP 5550 - Manual Anna Product Special Address; 6720 SP 5550 - Manual Anna Product Special Address; 6720 SP 5550 - Manual Anna Product Special Address; 6720 SP 5550 SP

PDS-998B

Burr-Brown IC Data Book Supplement, Vol. 33b

ör, Call Customar Sarvice at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL

T_a = +25°C, V_a = ±15V unless otherwise noted


		88	OPA6278M/BP/SM OPA6378M/BP/SM	1880 1880 1880	88	OPACZ7AM/AP/AU OPAC37AM/AP/AU	7		
PARAMETER	CONDITIONS	3	3	MAX	100	375	MAN	-	
OFFSET VOLTAGE M							i		
AP. BP. AU Grades			\$ §	9 9		130	8	Ž.	
Average Drift			3	3		3 2	ž ~	2 P	
Power Supply Rejection	V. = 24.5 to ±18V	905	3 5	~		2	1	N.	
MPUT BLAS CURRENT #					3			8	
Input Blas Current Distribution	λο- ₁₈ .		-	•		04	9	8	
SM Grade	2012			- 5			CIĞ.	\$	
Over Common-Mode Voltage	Vo. = ±10V		-	3		O		2 2	
Over Specified Temperature	88		6.0	10.		-	2	á	
SM Grade	8			- 8			P4	2 2	
NOISE Input Voltage Noise									
Noise Density: f = 10Hz			16	\$		8		aVA.file	
1= 100fg			- ;	8		2		A A	
f = 10kHz			7 4	•		23		THE STATE OF THE S	
Input Blas Current Noise			9.0	2		3		o-d _A	
Noise Denatry, f = 1kHz			1.0	5.5		2.6		44.65	
MANUEL MOSSE, BW = 0.1 ID 10Hz			2	3		#		3	
Differential									
Common-Mode			10.0					a c	
HIPUT VOLTAGE RANGE					Ī	Ī	T	2	
Common-Mode input Range		111	411.5					>	
Common-Mode Rejection	V = ±10.5V	105	#1# #1#		٠ ۽	. ;		>1	
OPEN-LOOP GAIN	3				3	2		8	
Open-Loop Vottage Gain	Vo - ±10V. R 140	112	52		3	118		•	
SM Grade	V ₀ = ±10V. R ₁ = the	<u>\$</u> §	==		8	92		181	
FREQUENCY RESPONSE					T	T		8	
Siew Rale: OPA627	G = -1, 10V Slep	\$	2			•		W/ws	
Settling Time: OPA627 0.03%	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<u>ş</u>	55		•	•		1	
W1.0	G = -1, 10V Step		3 9			• •		2 :	
OF AG37 0.01%	G - 1. 10V Supp		8					! 2	
Gain-Bandwidth Product: OPA627	G - 1 OV SAIP		8 :					2	
Total Harmonic Distortion + Noise	G = 10		3			•		ij	
POWER SUPPLY	1		CTROTTO	Ī	T	·		×	
Specified Operating Vottage Operating Vottage Range			#15		,	•		>	
Current			**	8/3	,			> 2	
OUTPUT						Ī			
Over Specified Temperature	a.	2115	±12.3			• •		:	
Current Output	V ₀ = ±10V		**			٠		> 1	
Output Impedance, Open-Loop	114412	Si .	+70/-65 86	98		• •	• .	1	
TEMPERATURE RANGE					T	T	T	*	
Specification: AP, 8P, AM, BM, AU		*		ŧ				Ş	
Storage: AM, BM, SM		44		÷ ÷				98	
O : AM. BM. SM		9	-	*				γŞ	
AP, BP, AU			§ §					ŠŠ	
Specifications same as OPA627B orade.					1	1	1		


OPERATIONAL AMPLIFIERS

Specifications same as OPA627B grade.
 NOTES: (1) Offset voltage measured fully

warmed-up. (2) High-speed test at T, = 26°C. See Typical Performence Curves for warmed-up partix

MECHANICAL






U Paciage 9-Pin SOIC		
- V		
V	MCHES NELLEGERS NOTE: Leads in itue	acts in true
6 6	DIE MEN MAX NEW MAX position with	#hin 0.01"
	A .186 .201 4.70 5.11 (0.25mm) R	R at MMC
	A: 178 201 452 5.11 # seating p	plane
	B .146 .162 3.71 4.11	
	SC 05.0 St. 051. 18	
	C .054 .145 1.37 3.69	
	D 015 019 0.38 0.48	
	G DSG BASIC 127 BASIC	
	84.0 84.0 80.0 M	
	3 .008 .012 0.20 0.30	
	1 220 222 5.59 6.40	
	N .000 .012 0.00 0.30	
ノーベー		
- N N N N N N N N		

Or, Call Customer Service at 1-800-548-6132 (USA Only)

PIN CONFIGURATIONS



2			
Top View	Others Tehn (1)	90000 O V I V O V O V O V O V O V O V O V O V	other Tries

ORDERING INFORMATION

MODEL. OPASTAP OPASTAN OPASTAN OPASTAN OPASTAN OPASTAN OPASTAN OPASTAN	PACKAGE Plastic DIP Plastic DIP SOC TO-99 Metal TO-99 Metal TO-99 Metal TO-99 Metal Socious So	TEMPERATURE -28°C to +48°C -28°C to +48°C -28°C to +48°C -28°C to +18°C -28°C to +28°C
OP A637AM	TO-99 Metal	
OP A&37BM	TO-99 Metal	-25°C to +86°C
OPA637SM	TO-99 Metal	-65°C to +125°C


ABSOLUTE MAXIMUM RATINGS

+ 2V to -V 2V Total V. + 4V	-85°C to +180°C 40°C to +125°C	46°C to +150°C	+178°C +126°C +300°C
72 - 24 to -4 24 25 - 24 25 - 24 25 - 24 25 25 25 25 25 25 25 25 25 25 25 25 25	97	297	
			H Package +125°C P. U Package +125°C Last Temperature (coldering, 16a) +20°C
			. Te
8	2		(solder
Input Voltage Range Differential Input Range Power Disabadon	Operating Temperature M Package P, U Package	M Package P, U Package	M Pactage P. U Package and Temperature (sold
Different	P.P.	3 4	P. U. P.

OPERATIONAL AMPLIFIERS

TYPICAL PERFORMANCE CURVES

T_a = +25°C, V_b = ±15V unless otherwise noted.



TOTAL INPUT VOLTAGE MOISE VS BANDWIDTH	Noise Bandwidge: 0.142 to indicated inquerzy.		III Sinus	1 10 100 % 10k 100k 1M 10M
5	(M) •	aloN egai	eV haqni	9

2-77

ğ

CMR and PSR (dB)

POWER-SUPPLY PEJECTION AND COMMON-MODE PREJECTION WE TEMPERATURE

22

For Immediate Assistance, Contact Your Local Salesperson


Or, Call Customer Service at 1-800-548-6132 (USA Only)


TYPICAL PERFORMANCE CURVES (CONT)


 $T_{\rm A} = +25^{\circ}$ C, $V_{\rm B} = \pm 15 \rm V$ unless otherwise noted.

TYPICAL PERFORMANCE CURVES (CONT)


 $T_a = +25^{\circ}C$, $V_a = \pm 15V$ unless otherwise notact










na6







10 3



BUPPLY CURRENT VS TEMPERATURE

Burr-Brown IC Data Book Supplement, Vol. 33b

2-78

Burr-Brown IC Data Roak Supplement Val 33h

For Immediate Assistance, Contact Your Local Salesperson


Or, Call Customer Service at 1-808-548-6132 (USA Only)


TYPICAL PERFORMANCE CURVES (CONT)


T_a = +25°C, V_a = ±15V unless otherwise noted


TYPICAL PERFORMANCE CURVES (CONT)


 $T_{\rm e} = +25^{\circ}{\rm C}$. $V_{\rm s} = \pm15 {\rm V}$ uniess otherwise noted.














6.01 000

(AP) M + CHT


000

(M) N + QHL


5


OPA637 TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY


OPA627 TOTAL HARMONIC DISTORTION + NOISE NR FRECUENCY














Burr-Brown IC Data Book Supplement, Vol. 33b

Burr-Brown IC Data Book Supplement, Vol. 33b

2-80

2

APPLICATIONS INFORMATION

gain of a circuit as if the non-inverting op amp input were being driven. For example, the OPA637 may be used in a The OPA627 is unity-gain stable. The OPA637 may be used to achieve higher speed and bandwidth in circuits with noise rain greater than five. Noise gain refers to the closed-loop non-inverting amplifier with gain greater than five, or an inverting amplifier of gain greater than four.

for the input capacitance at the op amp's inverting input. In this case, the closed-loop noise gain remains constant with When choosing between the OPA627 or OPA637, it is important to consider the high frequency noise gain of your circuit configuration. Circuits with a feedback capacitor (Figure 1) place the op amp in unity noise-gain at high frequency. These applications must use the OPA627 for proper stability. An exception is the circuit in Figure 2, frequency, so if the closed-loop gain is equal to five or where a small feedback capacitance is used to compensate greater, the OPA637 may be used.




FIGURE 1. Circuits with Noise Gain Less than Five Require the OPA627 for Proper Stability.




FIGURE 2. Circuits with Noise Gain Equal to or Greater than Five May Use the OPA637.

OFFSET VOLTAGE ADJUSTMENT

not be used to compensate for offsets created elsewhere in a system (such as in later amplification stages or in an A/D ment. Figure 3 shows the optional connection of an external The OPA627/637 is laser-trimmed for low offset voltage and drift, so many circuits will not require external adjust potentionneter to adjust offset voltage. This adjustment should converter) because this could introduce excessive temperature drift.




FIGURE 3. Optional Offset Voltage Trim Circuit.

NOISE PERFORMANCE

is unique in providing very low voltage noise and very low current noise. This provides optimum noise performance over a wide range of sources, including reactive source noise of an OPA627. Above a 2kΩ source resistance, the op impedances. This can be seen in the performance curve showing the noise of a source resistor combined with the dominates over the resistor noise, but compares performance, but both voltage noise and bias current noise contribute to the total noise of a system. The OPA627/637 amp contributes little additional noise. Below 1kΩ, op amp Some bipolar op amps may provide lower voltage nois favorably with precision bipolar op amps.

CIRCUIT LAYOUT

layout will ensure best performance. Make short, direct interconnections and avoid stray wining capacitance-As with any high speed, wide bandwidth circuit, especially at the input pins and feedback circuitry.

The case connection (pin 8 of TO-99 metal package only) power supply. (The case is not internally connected to the For lowest possible input bias current, the case may be should be connected to an AC ground for lowest possible pickup of external fields. While DC ground would be the most likely choice, pin 8 could also be connected to either negative power supply as it is with most common op amps.) driven as a guard—see Input Bias Current section. Pin 8 of he plastic DIP and SOIC versions has no internal connecPower supply connections should be bypassed with good high frequency capacitors positioned close to the op amp OPA627/637 is capable of high output current (in ceramic capacitors are adequate. pins. In most cases 0.1µF.
The OPA627/637 is cana

Burr-Brown IC Data Book Supplement, Vol. 33b

age only) may also be driven at guard potential to minimize any leakage which might occur from the input pins to the case. The case is not internally connected to $-V_g$. Or, Call Customer Service at 1-800-548-6132 (USA Only) excess of 45mA). Applications with low impedance loads or currents from the power supplies. Larger bypass capacitors such as 1 µF solid tantalum capacitors may improve dynamic capacitive loads with fast transient signals demand large

current with changes in input voltage. Input stage cascode circuitry makes the input bias current of the OPA627/637 This is ideal for accurate high input-impedance buffer appli-Input bias current may also be degraded by improper han-dling or cleaning. Contamination from handling parts and circuit boards may be removed with cleaning solvents and deionized water. Each rinsing operation should be followed Many FET-input op amps exhibit large changes in input bias virtually constant with wide common-mode voltage changes. by a 30-minute bake at 85°C.

current, the die temperature should be kept as low as possible. The high speed and therefore higher quiescent current

of the OPA627/637 can lead to higher chip temperature. A

Difet fabrication of the OPA627/637 provides very low

INPUT BIAS CURRENT

performance in these applications.

input bias current. Since the gate current of a FET doubles approximately every 10°C, to achieve lowest input bias

PHASE-REVERSAL PROTECTION

input is driven beyond its linear common-mode range. This is most often encountered in non-inverting circuits when the input is driven below -12V, causing the output to reverse into the positive rail. The input circuitry of the OPA627/637 The OPA627/637 has internal phase-reversal protection Many FET-input op amps exhibit a phase reversal when the mode voltage, so the output limits into the appropriate rail does not induce phase reversal with excessive common simple press on heat sink steth as the Burt-Brown model 807HS (TU-99 metal package) can reduce chip temperature Boyts (proximately 15°C, lowering the I₄ to one-third its warmed-up value. The 807HS heat sink can also reduce low. The OPA627/637 may also be operated at reduced power Temperature rise in the plastic DIP and SOIC packages can

OUTPUT OVERLOAD

ture rise. Using $\pm 5V$ power supplies reduces power dissipation to one-third of that at $\pm 15V$. This reduces the $I_{\rm s}$ of TO-

supply voltage to minimize power dissipation and tempera-

99 metal package devices to approximately one-fourth the Leakage currents between printed circuit board traces can easily exceed the input bias current of the OPA627/637. A circuit board "guard" pattern (Figure 4) reduces leakage

value at ±15V.

minimized by soldering the device to the circuit board.

Wide copper traces will also help dissipate heat.

frequency voltage noise caused by air currents and thermoelectric effects. See the data sheet on the 807HS for details

takes approximately 500ns. When the output is driven into the positive limit, recovery takes approximately 6µs. Output recovery of the OPA627 can be improved using the output When the inputs to the OPA627/637 are overdriven, the output voltage of the OPA627/637 smoothly limits at approximately 2.5V from the positive and negative power supplies. If driven to the negative swing limit, recovery clamp circuit shown in Figure 5. Diodes at the inverting input prevent degradation of input bias current.

cuiry with a low impedance circuit connection at the same potential, leakage current will flow harmlessly to the low-impedance node. The case connection (TO-99 metal pack-

effects. By surrounding critical high impedance input cir-




FIGURE 4. Connection of Input Guard for Lowest 1s.

Burr-Brown IC Data Book Supplement, Vol. 33b

total input bias current of the circuit. The specified maximum leakage current for commonly used diodes such as the may be adequate in many applications. Light falling on the leakage current, so common glass-packaged diodes should be shielded from ambient light. Very low leakage can be tchieved by using a diode-connected FET as shown. The IN4148 is approximately 25nA-more than a thousand Leakage current of these diodes is typically much lower and 2N4117A is specified at 1pA and its metal case shields the times larger than the input bias current of the OPA627/637 unction of the protection diodes can dramatically increas unction from light.

HGURE 5. Clamp Circuit for Improved Overload Recovery

Clamps output at Vo = ±11.5V

°°

ZD,:10V #NS6

ğ

As with any high-speed op amp, best dynamic performance can be achieved by minimizing the capacitive load. Since a load capacitance presents a decreasing impedance at higher frequency, a load capacitance which is easily driven by a slow op amp can cause a high-speed op amp to perform poorly. See the typical curves showing settling times as a function of capacitive load. The lower bandwidth of the OPA627 makes it the better choice for driving large capaci-


CAPACITIVE LOADS

Sometimes input protection is required on I/V conveners of inverting amplifiers (Figure 7b). Although in normal operarower supplies. In this case, the summing junction should be rotected with diode clamps connected to ground. Even with the the low voltage present at the summing junction, comsince the reverse voltage on these diodes is clamped, a ion, the voltage at the summing junction will be near zero equal to the offset voltage of the amplifier), large input funsients may cause this node to exceed 2V beyond the liode-connected signal transistor can be used as an inexpennon signal diodes may have excessive leakage current tive low leakage diode (Figure 7b).

tive loads. Figure 6 shows a circuit for driving very large load capacitance. This circuit's two-pole response can also be used to sharply limit system bandwidth. This is often

useful in reducing the noise of systems which do not require

the full bandwidth of the OPA627.



voltage from exceeding one forward diode voltage drop beyond the power supplies—well within the safe limits. If

The inputs of the OPA627/637 are protected for voltages between +Vs + 2V and -Vs - 2V. If the input voltage can exceed these limits, the amplifier should be protected. The diode clamps shown in Figure 7a will prevent the input

WPUT PROTECTION

the input source can deliver current in excess of the maximum forward current of the protection diodes, use a series VHz noise of the OPA627/637 (by the square-root of the sum of the squares), producing a total noise of 6nV/Hz. Resist resistor, R₂, to limit the current. Be aware that adding resistance to the input will increase noise. The 4nV/Hz theoretical thermal noise of a IkQ resistor will add to the 4.5nV/ tors below 1000 add negligible noise.

G = +1 BW ≥ 1MHz

FIGURE 7. Input Protection Circuits

For Approximate Butterworth Re

Ce. 2 RoCt. Ry >> Ro 22 /R R. C.C.

ية ا⊷ا-

Optional Gain Burr-Brown IC Data Book Supplement, Vol. 33b

Or, Call Customer Service at 1-800-548-6132 (USA Only)





FIGURE 8. OPA627 Dynamic Performance, G = +1.

OPERATIONAL AMPLIFIERS



HGURE 9. OPA627 Dynamic Performance, G = -1.

FIGURE 6. Driving Large Capacitive Loads.

For Immediate Assistance, Contact Your Local Salesporson




FIGURE 10. OPA637 Dynamic Response, G = 5.




FIGURE 11. Settling Time and Slow Rate Test Circuit.

John .

Or, Call Customer Service at 1-800-548-6132 (USA Only)




FIGURE 12. High Speed Instrumentation Amplifier, Gain = 100.




FIGURE 13. High Speed Instrumentation Amplifier, Gain = 1000.

The composite ampliant uses the OPARCS current feedback op smp to seekback op smp to the composite antended benefits and there is an high closed-toop gain. The seekback loop is closed scrond around some preserving the pre-skinn from characteristics of the OPARCS/RST. Like separate power highly bypuse capacities for each op smp.			
The composite amplitier uses the CPARCS current-headback provide and silver rate at high closed to selected the formal and silver rate at high closed to select the composite amp, presentation from the composite amp, presentation from the composite amplitudes of the CPARCS/SCT. Lies supply typicals capacitates for each operate. "Maintize capacitates at the node.	SLEW RATE (V/us)	200 200 200 200 200 200 200 200 200 200	
This composite amplifier uses the O provide asserted bench-sith and de- isolated tops of beard and out of the sisten input characteristics of the supply bypus capacitans for each "Mahritiss capacitanse at this node.	10 (SHE)	2 =	
is composite vide extend othack loop ion input of pply bypaus linimize capa	E gg		
F 18181 7	≝ĝ	82	
0 % of 15000	≖.ĝ	8 9 8 9	
	e (g	49.9	value.
Opraera R.	OP AMP	OPA627 OPA637	NOTE: (1) Closest 1/2% value.
	GABN (V/V)	1000	NOTE: (1)
8			

FIGURE 14, Composite Amplifier for Wide Bandwidth.

Burr-Brown IC Data Book Supplement, Vol. 335

Burr-Brown IC Data Book Supplement, Vol. 33b





Or, Call Customer Service at 1-880-540-6132 (USA Only)

PCM1750P PCM1750U

Dual CMOS 18-Bit Monolithic Audio ANALOG-TO-DIGITAL CONVERTER

FEATURES

DUALIB-BIT LOW-POWER CLAOS AUDIO AD CONVERTER

The PCM1750 is a low cost, dual 18-bit CMCK

DESCRIPTION

malog-to-digital converter optimized for ignal applications. The PCM1750 feature

- FAST 4.5µs MIN CONVERSION TIME INCLUDING S/H
- VERY LOW MAX THD+N: -88dB Without
- COMPLETE WITH INTERNAL REFERENCE AND DUAL S/H FUNCTION

A OND

BASCK HOLE ATAGE

- TWO CO-PHASE SAMPLED, ±2.75V AUDIO INPUTS
 - OVERSAMPLING RATE

IOUT DICK


СКО


COMPACT 28-PIN PLASTIC DIP OR SOIC

iding prester freedom to designers in

Noise (-88dB max) is 100% tested. The very far PCM1750 is capable of 4X audio bandwid

for each channel. The PCM1750 also comes co





hammatana Aspert Industrial Pert. - Maring Addisons FO Bers 1148 - Thomas AZ 18774 - Bress Addisons CTDS, Sucana Bad. - Thomas AZ 18774 - Bress (Addisons CTDS, Sucana Bad. - Thomas AZ 18774 - Shall SEC AZ 1877 - Manualdea Product Index (ADDISON) - Theirs (ASS 4481 - FALS (ARS) 484-1128 - Manualdea Product Index (ADDISON) 484-1128

FIGURE 7. Stereo Audio Application.

62.196

IC Data Book Supplement, Vol. 33c

• RUNS ON ±5V SUPPLIES AND DISSIPATES 300mW MAX **External Adjust**

Or, Call Eastomer Service at 1-808-548-5132 (USA Only)

PCM1750P/U

6.2

MECHANICAL

P Package - 28-Pin Pleatic

A. A. M.

AAAAAAAAAAAAA

At 25°C, and 2V, = 35.0V; +Vo. = 45.0V

for immediale Assistance, Contact Your Local Salesperson

SPECIFICATIONS

Control Communication	The late of the		Ì		I	
THO + N st -0.08 Natural is full Scale	ThD + N at -1008 Pademed to Fed Scale		ī	Ē	ă	
This is to a service by the servic	ThD + N st = 1000 Relative to Full Ecision + 48		=			ı
The victor The	Thrughout includes Seryah (1-25) Thrughout incl	L	ŧ	8		8
1	DOTTPUT					
19 10 10 10 10 10 10 10	Wy Limits Workington Working			25.78		> !
Throughout includes Service Name Throughout inc	L = 35/4 43 43 43 43 43 43 43			2 5		k #
Cardo Companies Cardo Card	L = 25th 435 L = 15th 435 L = 15th 435 L = 15th 435 Metod Example to 13 Metod Example to 13 Metod Example to 13 Metod Example to 13 L = 15th 435 L = 15th			2 8		į
Comparison				9		#
Land				,		
##### Throughout Including Sarrylations** 4.5 4.7 4.7 4.1 4.1 4.2 4.4 4.1 4.2 4.4 4.1 4.2 4.4 4.1 4.2 4.4 4.1 4.2 4.4 4.2 4.4 4.2 4.4 4.2 4.4 4.2 4.4 4.2 4.4 4.2 4.2	Width Throughout Induting Sergial-Hold Westers Stoke to Select of Case of Cas		3-	MOS Company		2
Throughout including Samplantout** 427 442 440	Widels Throughout including SampleHoler		2 5		91	>
##### Thoughout including Sergiant loads** ##################################	Throughout Including Serplanhous" Including Serplanhous" Including Serplanhous Including	1 - 10m4	67	-	!	>
### Throughout including Samplehold** ##################################	SETTICS golds to 2-belt; 4/4 data declinated to 1/3 is = 1504412; is = 150442; is	132mA		+02		>
### Thoughout including Samplantoure 4.5 6.2 50.8 ####################################	Wilden Throughout including Semple/Hours In Hobbits, UK that deciminated to 130 In Hobbits, UK that deciminated to 130 In Hobbits to Bablis of Semple Charmel to Charmel Charmel Charmel to Char		8	J. MSB First, B	<u> </u>	
######################################	Memory Throughout Including Sample Holes a + NP					2
### ### ### ### ### ### #### ### ### #	Mestrical gooks to Sheltz, At data deciminated to 13) A + N°	_	45	2	20.8	2
## Winder Example We 1624/EV-L ₁ 1/412 (CdB) Winder Example We 1624/EV-L ₁ 1/412 (CdB) Winder Example W	Without Estatus Adjantents a. a. by Minde Estatus Adjantents b. a. 1804 to the 1804 to t	to to Selector 4X data decimated to 1X)				
### Without Existing Againments ### # # # # # # # # # # # # # # # # #	a + N° Without External Adjustments a + 1604 ts Charmel to Charmel Charmel to Charmel OC to 70°C	Branch state - section - at	4	98		ě
## 1 (1924)	# = 162452 # = 162452 Channel to Channel O'C to 78°C O'C to	Without External Adjustments	}	!	•	!
# = 1604 tr	## = 1604 to ## =	8s = 19204tz		3	#1	
## 1 Property 18	As a resource is a resource in the control and over	fs = 16284z		R S	‡ §	8 %
Charries to Charries Charries to Charries Charries to Charries Charries to Charries 2.5 2.50	Charries to Charri	2-00291 = 38 V9 bms (800) 1445 = 1 14452 (148)	ş	9	•	8
### Charmel to Charmel #### Charmel to Charmel ### Charmel to Charmel to Charmel #### Charmel to Charmel to Charmel #### Charmel to Charmel to Charmel ###################################	Charrel to Charrel Charrel to Charrel OC to 70°C OC					
### Channel to Channel ### ### ### ### ### ### ### ### ### #	Charmel to Charmel t			\$1	4	*
### Charrel to Charrel ###################################	### Charrel to Charrel ###################################	Channel to Channel		9 9	9	4 }
### ### ### ### ### ### ### ### ### ##	### PC to 70°C C	Charmel to Charmel		1 21		è
### ##################################	# Nativersial 0°C to 70°C # Nativersial 0°C to 70°C # OC			±0.002		A CAPETO
## Parkwood CC to 70°C 240 ## Parkwood CC 10°C 240	# Native rect) # Native rect) # OC to 70°C			-	`.	
### Prince ### ### ### ### ### ### ### ### ### #	### National OC to 70°C OC TO 70°					,
## Publication Control	## Profession CT to 17 TO	90CB 200C		4 5		Down of FSR/C
	OC to 70°C					
Comment Comm	OC to 10°C OC to 10°C OC to 10°C Ocamor *** of V_* /** of V_* **** *** of V_* /** of V_* /** of V_* **** *** of V_* /** of V_* /** of V_* of V_			9#		DJ-Wdd
POWER N. M.	Current 14, of V _a /4, of V _{arrent} or the second of the	OCC 80 70°C		ន		ppm of FSRV
### ### ### ### ### ### ### ### ### ##	000 to 7000 TON S. of V _a / % of V _{array} (**) Easter(18 • V _{array} • • 60V					
12.00 12.10	POC to 70°C POS			100		>
TON 15 of V _a / 5	OC to TO'C We have you will be a second of the second of			¥100		1
### 14, P26]: ### 14, P26]: ### 14, P26]: ### 14, P26]: ### 15, P26]: ##	### 14, P26; ### 14, P26; #### 14, P26; ####################################			3 \$		a 2
The Part 14, P26; THE SUPPLY INCLINICATION	The state of the s	9°C to 70°C		19		Board
TOOM St. of V _a / St. of V _a - St. of V _a	TTOM 15. of V _a , V _b , of V _b , v			343 120		0
Second Control Contr	SE SERVEY I RECEIVED. SECON VISION FROM SUPPLY DECLINATION SECON VISION FROM SUPPLY CONTINUED SUPPLY CONTIN	S 25.55. 25.5		8		*/*
Supply Veltop Frage 4/2 + 4/2	SES SUPERIOR MICHAELER TO RECOMMENDENT SERVICE AND SUPERIOR SUPERI					
Supply Voltage Range +V ₂ +V ₆ = +5.0V -Catching Supply Commet +V ₆ = ±5.0V -Catching Supply Commet =V ₆ = ±5.0V -Catching Supply Commet -Ca	Supply Vollage Parties 4V _p + V _p = +50V 4, Cartenia Supply Current 2V _p = +50V 5V _p = +50V FEBATURE MARCH FEBATURE ANAROR		24.76	16.00	82.8	>:
Tributed Supply Current	Current Supply Current	700	r T	9 5	4	- 1
THE RAHOR 6 470 4 470 6 6 470 6 6 470 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	24, 0.35.04; -4, 0.400 The MANOR	700-17		7		1
TURE FAMICIE	TURE PARKOR	±4, = ±5.04; +4,= +6.04		92	g	ì
22	c					
			•		Ŗ	9 9
			99		¥ §	9 9

BEBBBBBBBBBBBBB

U Package — 28-Pin Pleatic SOIC

IC Data Book Supplement, Vol. 33c

-H -H-D

AUDIO COMMUNICATIONS, DSP D/A CONV.



EE IC Data Book Supplement, Vol. 33c

62.199

ABSOLUTE MAXIMUM RATINGS for immediato Assistance, Contact Your Local Salosporson

PIN ASSIGNMENTS

						. *				_																		
MARRIEDANC	*	*	503	ž	*	*	*	1000	ACOM	DOOM	CONVERT	SOUTH	*	ŕ	0.F	NSB.	, ,	VAC.	WREF	ACOM	WEF	RCOM	ACOM	VREF	VARE	>	MSB.	1
DESCRIPTION	-6V Analog Supply Voltage	+6V Anating Supply Voltage	Sedal Output (Left Channel)	External Clock Imput	+6V Analog Supply Voltage	+5V Digital Voltage Supply	+6V Digital Voltage Supply	Digital Common Connection	Analog Common Connection	Digital Common Connection	Convert Command Input	Sertal Output (Right Channell	+5V Analog Supply Voltage	-6V Anelog Supply Voltage	Offset Adjust (Pight Charme)	MSB Adjust (Pight Chennet)	Anatog Voltage Input (Right Channel; 42,75V)	Reference Voltage Input (Right Chennel)	Reference Voltage Output (Right Chemel)	Analog Common Connection	Reference Voltage Decouple		Analog Common Correction	Reference Voltage Output (Left Chennel)	Reference Voltage Inout 0.ett Chennell	Analog Voltage Input (Left Charmet, ±2.75V)	MSB Adust (Left Channel)	Others Adjust (Left Chernel)
Ē	-	e	•	•	•	•	7	•	•	9	Ξ	2	5	=	5	=	17	=	=	R	ĸ	a	z	ä	10	×	22	R


1


ş

ORDERING INFORMATION PCM1750P PCM1750U

TYPICAL PERFORMANCE CURVES


ions apply to both left and right input culput chann At 25°C, and $\pm V_A = \pm 5.0\%$; $\pm V_B = \pm 5\%$, unless otherwise noted. Where relevant, speci






Or, Call Customor Sorvice at 1-889-548-6132 (USA Only) TYPICAL PERFORMANCE CURVES (CONT)


A 2010, and $4V_a=45.0V_c+V_a=45.0V_c$ unless otherwise noted. Where relevant, specifications apply to both last and right legal




PCM1750P/U

6.2






AUDIO COMMUNICATIONS, DSP D/A CONV.



2.78 2.78 274 272 270



IC Data Book Supplement, Vol. 33c


IC Data Book Supplement, Vol. 33c


PCM1750P/U


far immediale Arzistance, Contact Your Local Salesperson

TYPICAL PERFORMANCE CURVES (CONT)

ications apply to both left and apid input-output At 20°C, and $\pm V_{\mu} + V_{\phi} = \pm \delta V$, unless otherwise noted. Where








FFT 3.7161z (Seld-tz BM; 2048 POBITS)

8 F 8 10 T




Ŗ 8 *


1.14.25


8 19

PFT \$234'E (984'E BW; 2048 POBITS)

3 Frequency (M4t)









IC Data Book Supplement, Vol. 33c | |


Or, Call Customer Sorvice at 1-808-548-6132 (USA Only)

THEORY OF OPERATION OVERVIEW

(sample,hold) functions for each input channel. The separate S/H for each channel results in a desired feature called trimmable nichrome resistors, and two layers of interconnect netal. The dual conventer employs a switched capaciton architecture which provides separate, simultaneous S/H tions. The single-chip converter is fabricated on a 3µ P-wel CMOS process which includes poly-poly capacitors, laser CMOS analog-to-digital converter with serial data ou designed especially for digital audio and similar app The PCM1750 is a dual 18-bit successive approxis

co-phase sampling which means that both S/H circuits are switched at the same time into the HOLD mode to capture ADCs which do not sample the two input channels at the same time.

Switched binary-weighted poly-poly capacitors are used in CDAC (capacitive digital-to-analog converter) configura-tions to form the aucocessive approximation converter sections



HGURE 1. PCM1750 Simplified Circuit Diagram.

IC Data Book Supplement, Vol. 33c

for immediate Assistance, Contact Your Local Salesperson

capacitors in the CDAC. The comparators contain autozeroed preamplifier stages ahead of the latching amplifier stage to the PCM1750. Two other switched-capacitor TDACs tors) are also used to provide small correction vokages to the latching comparators. These small correction vokages compensate for ratio matching errors of the binary-weighted produce a one bit, serial data stream that controls the successive approximation algorithm for each channel of the (trim-DACs, which employ laser-trimmed ulchrome resis-PCM1750.

use a 9 to 11 pole LPF (fow pass filer) whereas a 4X system can use a 6th (or smaller) order filter when an appropriate digital filter such as the DF1750 is used in conjunction with To simplify user application, the PCM/1750 includes an internal band-gap reference with fast settling buffer amplifiers to drive the CDACs. The dual converters operate synchrodard 48kHz audio sampling rate). By operating at a 2X or 4X over sampling rate the roll-off requirement for the laput anti-aliasing filters is relaxed. For example, 1X systems typically nously (to minimize digital noise conversion errors) using an external system clock (normally at 1X, 2X or 4X the stansampling system. Oversampling also has the added benefit of improved signal to noise ratio and total harmonic distortion. Two serial outputs, one for each input channel,

application sections of this product data sheet. A separate product data sheet is also available for the Burr-Brown provide binary-two's-complement coded output to an optional filter, the DF1750, is described later in the installation and eration is desired. The use of the optional companion digital DF1750 giving all the specifications and performance diaexternal digital decimation filter when over sampling opprams associated with this digital filter.

BAMPLE (TRACKING) MODE

After each conversion, the dual ADC returns to the SAMPLE mode in order to track the input signals. The switches shown in the simplified circuit diagram of Figure 1 will then be in the following states: SI connects V_N to CI; S2 to S18 counsect C2 to CI8 to V_{EST} His and H2 counsect the top plates of the expection strays to enable common; and the latching comparator is switched into its auto-zero mode by closing comparator is switched into its auto-zero mode by closing and stores the input signal V_{Bs} and it is the MSB of the CDAC. Storing V_{key} on C2 to C18 creates a bipolar offset, AZ1 to AZ4. Notice that C1 serves two purposes: it samples enabling V_N to cover a span from -V_{REF} to +V_{REF}

comparator are removed by an autozeroing cycle which The 1/f noise as well as the DC input offset voltage of the

parator auto-zero cycle and simultaneously switches (co-phase sampling) both converters from tracking their respec-tive input signals into the HOLD mode, thus capturing the instantaneous value of V_{pt} (with a small delay specified as analog common (see Figure 1). This terminates the Or, Call Customer Service at 1-808-548-6132 (USA Only) the aperture time). occurs during the SAMPLE period (see the timing diagram shown in Figure 2). These errors are stored on the AC coupling capacitors (CAZ1 to CAZ4, shown in Figure 1) between the gain stages. During the SAMPLE period the inputs to gain stages A1 and A2 and the latch are grounded by switches H1, H2, and A21 to A2A. Capacitors CAZ1 and CAZ2 track the amplified offset voltage of gain stage A1 and capacitors CAZ3 and CAZA do the same for A2. At he

At the start of a convention cycle when S1 is switched to

beginning of a conversion cycle, the autozeroing switches open and the instantaneous amplified value of both the DC offset voltage and the low-frequency flicker noise is stored

on the coupling capacitors to produce zero comparator offset

during a conversion cycle.

analog common, the sampled input signal $V_{\rm w}$ will appear at the comparator input as $-V_{\rm w}/2$ due to the 2-to-1 capacitive divider action of $\Gamma_{\rm c} = C2 + C3 + ...$ C18. In a somewhat similar manner, $V_{\rm mg}$ is transferred to the comparator input as $-V_{\rm kg}/2$ to create a bipolar offset. of the bits of the dual ADCs beginning with bit-1 (ASSB) and proceeding one bit at a time to bit-18 (LSB), leaving ON those bits that don't cause the cumulative value of the OACk to exceed the original input value and leaving OFF those bits that do. Since the bits of both channels are sested logether, only one shift register is required to coarsol both The 19-bit shift register, shown in Figure 4, controls testing

For example, the testing of bit-2 proceeds in the following manner. The positive pulse from the second shift register element SR2, (see Figure 2 and 4) is applied to the bit-2 data latch and NOR gate. The NOR gate in turn drives S2 and switches bit-2 at the beginning of the bit-2 test interval. Note that the bit interval must be long enough to allow both the comparator input to settle and the comparator to respond. On

PCM1750 is shown operating at 4 times the standard 48kHz

sample rate (192kHz).

frequency of 48kHz) clock used by the optional digital filler

ranks of 18 data latches.

The timing diagram in Figure 2 illustrates the successive CONVERT and CLK are derived from a master system

SUCCESSIVE APPROXIMATION

CONVERSION PROCESS

approximation routine of the PCM1750. Control signals clock which comes from a 256f_s (256 X the base sampling There are 64 clocks shown in the timing diagram because the

F Several events occur on the riging edge of the CONVERT command. Switches AZ1 to AZ2, H1 and H2 open and switch S1 reconnects the MSB capacitor, C1, from $V_{\rm B}$ to 3C

2

E S 100

DR 17

800

=

2 2

-


2

=

EdCkin

Connect

P



12.

-

FIGURE 2. PCM1750 Input/Output Timing Diagram.

6.2.204

IC Data Book Supplement, Vol. 33c

IC Data Book Supplement, Vol. 33c

IGURE 3. PCM1750 Setup and Hold Timing Diagram.

Note: The nominal timing shown in this diagram is all done exten optional digital filter clock is required when the DF1750 is used.

Data Hod Time
Data Sets Time
Data Vald Time
Conversion Throughput Time
Ext Digital Filter Cock

Convert Command High SM Acquisition Time Convert to Clock time Masser Clock trput Clock High Clock High Clock Low

11 (1 KTRE)
12 (4 KTRE)
13 (4 KTRE)
14 (2 KTRE)
16 (2 KTRE)
16 (2 KTRE)
18 (2 KTRE)
19 (3 KTRE)
19 (3 KTRE)
19 (4 KTRE)
19 (4 KTRE)
19 (5 KTRE)

DESCRIPTION

50669

.Or, Call Customer Service at 1-808-548-6132 (USA Only)

it-1. The switches of the CDAC and the switches of the TDAC operate concurrently with each other, that is, when a decision is made to keep or reject bit-1, the same decision is made for the correction voltage for bit-1. Even though the ratio stability of the nichrome resistors used in the TDAC may not be as good as the poly capacitors, it is inconsequen-tial because the correction voltage of each bit has a limited

> ratio tracking of Olppm/C. Over a 50°C span, DLE will change less than 1LSB at 18-bits; therefore, recalibration at matching of poly capacitors is about two orders of magni-tude larger than this requirement, a one-time factory call-Achieving DLE (differential linearity error) of less than 1/2 LSB at the 16-bit level requires ratio matching of the more significant bits to about 0.001%. Since the untrimmed ratio bration of the upper bits is required as described in the next

> > namely, zero potential. This sequential process continues for bit-3 through bit-18 and mults the comparator inputs to within a value limited by the total system noise and the

of the pulse from SR2. This decision to keep or reject bit-2

passed on to switch S2 via the NOR gate on the falling edge moves the comparator input closer to a null condition,

TDAC OPERATION

data streams are derived synchronously from the respective factored comparator outputs and are available after a delay of one CLKIN cycle as illustrated in Figure 2. The serial output

driver cells are TTL and CMOS compatible.

in external clock to minimize digitally coupled switching noise from corrupting either the sample-to-hold operation or the critical comparator bit decisions. The two serial output

sive approximation algorithm operates synchronously with

Notice from the timing diagram in Figure 2 that the succes

resolution/speed of the comparator.

Switch S1T (see Figure 1) operates between two voltage levels—a reference level set by voltage divider Ra, Rb and a laser trimmable level set by R1a, R1b. The differences of these two levels is coupled by capacitor C1T to the minus

sury to discuss some of the characteristics of poly-poly

To understand the calibration of the PCM1750 it is neces

DIFFERENTIAL LINEARITY CALIBRATION

controlled process, ratio matching is typically 0.1%—a very respectable number for an untrimned component. Even more impressive is their ratio tracking wereas temperature of approximately 0.1ppm/C.

excellent stability versus temperature (and versus time, also), the one-time factory calibration to correct initial DLB is temperature extremes is not necessary. Because of this ection. Next, consider the effect of temperature due to the more than satisfactory in meeting the accuracy requirements of the PCM1750.


to 000...000; in binary two's complement coding) is typically ±1/2 LSB at the 16-bit level, which is sufficient to

The DLE at the major carry (a code change from 1111...111

range of adjustment.

provide 90dB SNR and -30dB low level distortion (-60dB input). For applications requiring less DLE at the major carry, a pin is provided for each charmel to make an external

Operation of the TDAC (trim DAC), which is laser trimmed at the wafer level, is described using bit-1 as an example






FIGURE 4. PCM1750 Successive Approximation Logic Diagram

62.206

IC Data Book Supplement, Vol. 33c

AUDIO COMMUNICATIONS, DSP D/A CONY.

converters, is the measure of THID + N at an effective input signal level of -60dB referred to 0dB. For the PCM1750 this value is typically 90dB and a minimum of 88dB (for audio bandwidth = 20Hz to 24kHz, THD + N at -60db = -30 db typ. –28dB max; $f_{\rm ss}=1$ kHz and $f_{\rm s}=192$ kHz). Resolution is also commonly used as a theoretical measure of dynamic range, but it does not take into account the effects of

Aperture Delay and Uncertainty

Input Bandwidth


VOLTAGE IMPUT

ANALOG NEUT

282144 LSBs

ng is in binary two's complement.

frequency above which significant distortion is observed (THD+N > 10-bits or -60dB for a full scale input signal). In the data sheet, this number is specified as typically being 500kHz. In wideband operation (when no digital filter is The full power bandwidth of the PCM1750 is that imput used) the additional full power bandwidth of the PCM1750



MOTE: As the power autply voltages change innesty due to the +V exphy, the translet function rotates around SPZ. See the power supply rejection specification in the apos table. * Gain drift (mostly due to reference drift) rotates the transfer functional the bipolar zero code (00000, $_{\rm BE}$).

FIGURE 5. Analog Input to Digital Output Diagram.

From Figure 5, the effects of offset and gain errors can be visualized. These errors can change value in response to changes in temperature and/or supply voltage. In addition, gain error (or the full scale range, FSR) changes in direct proportion to the VREF woltage value.

maximum possible number of output codes or counts at 18-bits is 262,144 or 108dB (calculated by raising 2 to the 18th

The theoretical resolution of the PCM1750 is 18-bits. The

RESOLUTION AND DYNAMIC RANGE

OF SPECIFICATIONS

DISCUSSION

ever, is more a function of it's absolute linearity and signalto-noise ratio than how many bits of resolution it has. These more pertinent specifications are described later in this Dynamic range, as it is usually defined for digital audio

power). The relative accuracy of any A/D converter, how-

SAMPLE AND HOLD PARAMETERS

input frequency $(f_{M,K})$ for a given error contribution due to apenture uncertainty is: $f_{M,K} = (2 \times \pi \times I_{1} \dots \times 2^{10})^{-1}$ where $I_{M,K}$ is the RMS apenture uncertainty and 2^{10} is the desired SNR is SAMPLE to HOLD mode. This time is typically 10ns for the PCM1750 and it is constant. Aperture uncertainty (jitter) is (signal-to-noise ratio) expressed in total number of quantiza-tion levels. A 15-bit SNR, therefore, would be expressed as -88dB max. This means the typical aperture jitter of PCM1750 only becomes a factor when input signals to it exceed 97kHz and/or an SNR greater than 15-bits is desired. converter and is greatest at the maximum input frequency of the converter. The formula for determining the maximum $50p_m$ and an SNR at the 15-bit level, $f_{max} = (2 \times \pi \times 50p_0 \times 37768)^2$ or 97.1 kHz. This matches very closely with the rated dynamic accuracy of the PCM1750 where THD + N = Aperture delay is the time sequired to switch from the the amount of uncertainty associated with the aperture delay Aperture uncertainty affects the overall accuracy of the 215 or 32768. Using the typical PCM1750 aperture jitter of

> ge/code relationships for the PCM1750. Figure 5 shows here same relationships in a graphical format. It should be soled that the computed voltage input levels represent center ratues (the midpoint between code transitions). Output cod-

The analog input range for the PCM1750 is a bipolar ±2.75V (nominal). Table I gives the precise input/output and volt-

NALOG INPUT RANGE

fistortion and noise at low signal levels.

ABLE I. Analog Input to Digital Output Relationships

Full Scale Range Allintmum Sap Size +Full Scale Sipolar Zaro Bipolar Zaro -11.58 -Full Scale

PCM1750P/U

can be used to purposely aits: a bend-limited signal down into the baschand of the converier. This technique is called undersampling and can be used to directly down-convert an intermediate frequency riding on a much higher carrier

DIGITAL I/O AND TRAING

Input/Output Logic Compatibility

outputs on the PCM1750 are capable of driving a minimum Digital logic on the PCM1750 is CMOS compatible. Digital of two standard TTL input loads.

gives the precise input/output voltage/code relationships for the PCM 1750. Figure 5 shows these same relationships in a Digital output coding is in binary two's complement. Table! graphical format.

Convert Command and External Clock Input

sample rate (f.). The reason for a pulse width spec is to reduce problems associated with digital logic feedthrough noise. The return of convert command to a logic low level in distortion during the sampling and conversion process. Using the optional DF1750 digital filter provides adequately show necessary, an external RC, on the convert command line the 19th clock), a typical convent command pulse width of the specified time interferes least with the successive apfast logic edges (Sns) on convert command (P11) and the analog stages in the converter and will result in added transitions to maintain full specification performance. If 81ns (as called out in Figure 3) is specified for a 192kHz proximation process. Also, it should be noted that putting external clock input (P4) may cause logic feedthrough to the A conversion is initiated on its positive going edge of the convert command. Although the convert command can return low at any time (prior to 50ns before the rising edge of may be used to slow fast logic edges.

Regardless of what clock duty cycle is used, all operations relating to valid data clocking should be synchronized to the As with the convert command, the external clock input is nositive edge triggered and is not duty-cycle dependent other than to improve digital feedthrough noise immunity. A Refer to Figure 3 for recommended timing relationships 50% duty cycle clock can be used instead of 33% if desired rising edge of the clock input.

based on clock periods that increase as time between convert tested at 192kHz. The minimum sample rate assumption is ands increases. Any sample rate down to near DC can rates. This means that the time interval T2 shown in Figure 3 me besed on minimum sample rate of 48 kHz, a typical of 192kHz, and a maximum of 222kHz. All specifications are be utilized by observing maximum clock cycle requirements and spacing convert commands to achieve lower sample Although there is a maximum conversion time called out in the specification table, the PCM1750 can have a considerably longer conversion cycle. Droop of the internal capaciversion time can be. The minAyp\max times shown in Figure 3 tors will ultimately determine what the true maximum condoes not have a maximum value.

for immediate Assistance, Contact Your Local Salesperson

sample (track) mode starting on the positive edge of the 19th clock until the next positive edge of the convert command, regardless of how many additional chocks are offered. The ideal operation of the converter stops the clock input after the 19th during this critical signal acquisition time. This is the timing shown in Figure 3. The critical timing sapect that must be observed if a clock input other than the recom-mended is used, is that ample time following the positive edge of conven command proceed the next rising clock edge. If this time is shortened, the most important bit-1 is used, all clocks beyond the 19th are gated off by the PCM1750's internal logic until the next positive going edge of the convert command. The converter also goes into the words, the clock input cannot have a rising edge during the (MSB) decision, which is finalized on the first clock edge after convert command, will be adversely affected. In other Any number of clocks can be given to the PCM1750 beyond the 19 required for normal operation. If a continuous clock time interval T3 shown in Figure 3.

SIGNAL-TO-NOISE RATIO

ratio (SNR). For this measurement, a full-scale 1kHz signal is applied and the sampling rate of the PCM1750 is set at 192kHz. An FFT is performed on the digital output and the noise power in the non-harmonic audio-bandwidth frequency bins (20Hz to 24kHz) is summed and expressed in relation Another specification for A/D converters is signal-to-nois to the full-scale input signal.

creases the SNR of the PCM1750 by 6dB when it is used as an audio bandwidh converter. The other advantage is that the need for a higher-order anti-aliasing input filtering is One advantage of using the PCM1750 in this oversampled mode with the optional DF1750 digital decimation filter is essband and then suppressed by the digital filter stopband attenuation (from 24kHz to 96kHz). This effectively inthat the converter noise is spread over the full OHz to 96kHz greatly reduced.

N+OH

of 48kHz). An FFT is performed on the digital output and ment, THD + N is the ratio of Distortion_{thus} + Noise_{thus} / Signal_{thus} expressed in 4B, For the PCM1750, THD + N is 100% tested at all three specified input levels using the production test setup shown in Figure 6. For this measurement, as with the SNR test, a full-cape likHz signal is ment, as with the SNR test, a full-cape likHz signal is to 24kHz) is summed and expressed in relation to the full-The key specification for the PCM1750 is total harmonic applied and the sampling rate of the PCM1750 is set at 192kHz (which is 4X the standard digital sudio sample rate the total power in all audio-bandwidth frequency bins (20Hz distortion plus noise (THD + N). In terms of signal measure scale input signal.

Performance Curves THD + N versus Frequency plots are above at four different input signal levels (with and without a 4X decimation filter): 04B - 204B, -404B, and -604B. For the audio band, the THD + Nof the PCM1750 is essentially flat for all frequencies and input signal levels. In the Typical

IC Data Book Supplement, Vol. 33c

Or, Call Customer Service at 1-808-548-6132 (USA Only)

CHANNEL SEPARATION

To test channel separation, a IEHz signal sampled as 1922Hiz is placed on one input of the PCM1750 while the other input is beld at 0V. An FFT is performed on the idle (0V) channel and the result checked to insure that the 1kHz tone is suppressed by a minimum of 96dB.

GAIN AND OFFSET ERRORS

٠.

Gain errors can be adjusted by varying $V_{\rm arg}$ to either channel of the converter. This is accomplished by either using an adjustable external reference or by placing buffer amplifiers with adjustable gain between $VREF_{out}$ and $VREF_{ij}$ as shown the electrical specifications. Bipolar offset errors can be further reduced to zero by using the optional offset adjust-Initial gain and bipolar offset errors are laser trimaned at the wafer level and 100% final tested to insure compliance with ment circuitry shown in the connection diagram (Figure 7) in Figure 8a.

NTEGRAL AND DIFFERENTIAL LINEARITY

DC Linearity Testing

linearity errors in the PCM1750. Because the PCM1750 is plots in the Typical Performance Curves. Not every code in the converter must be 15-bit linear to achieve the specified THD + N performance, but a very high percentage will be bits or more as can be seen from the THD versus Frequency that linear. The same observation also applies to differential not 100% tested for DC linearity specifications, no minimum The absolute linearity of the PCM1750 is on the order of 15or maximum specifications are given for integral or differ ential linearity errors.

No Missing Codes Operation

A no missing codes specification is not given for the PCM1750 for the same reasons as given above. The

PCM1750, however, typically has fewer than 16 codes (less than 0.01%) missing at a 4-bit resolution level. A 100% so missing codes specification caused be maintained above the 12-bit level, shihough this has very little impact on overall that do occur at higher resolution levels are at the bit-2 and lower major carry transitions of the converter. There are bipolar zero oz OV). The critical bipolar differential linearity error can be reduced from its initial value to zero using the optional MSB adjustment circuitry shown in the connection typically no missing codes (at 14-bits) around the critical bipolar zero operation zone (±1/8 of full scale range around dynamic performance (THD + N). The few missing codes diagram (Figure 7).

REFERENCE

be achieved using an external reference like the ones explained in the applications section (Figures 8b, 8c). The Typical Performance Curver plot of V_{last} Output versus Tempera-ture shows the full range of operation including initial error and typical gain drift. Pertiness performance data are found The gain drift of the PCM1750 is primarily due to the drift associated with the reference. Better drift performance can in the electrical specification table.

Reference Bypass

Both P18 and P25 (VREF_W) should be bypassed with a 10µF to 47µF tanahum capacitor. If these are important system reasons for using the PCM1750 reference externally, the outputs of P19 and P24 must be appropriately buffered, and bypassed (see Figure 8).

POWER SUPPLY REJECTION

rejection varies with input signal size. The spec table value is expressed in the relative terms of percent of $V_{\rm N}$ per Because of the architecture of the PCM i 750, power supply




FIGURE 6. PCM1750 Production Test Setup.

IC Data Book Supplement, Vol. 33c

PCM1750P/U AUDIO COMMUNICATIONS. DSP D/A CONV.

for immediate Assistance, Contact Your Local Salesperson

percent change of the supply voluge. The PSR venus Froquency plot in the Typical Performance Curves show PSR expressed venus an increase in power supply ripple fre-

PERFORMANCE OVER TEMPERATURE

Specification Temperatures

PCM1750 will operate over the wider temperature range of All critical specifications are tested at 25°C. The drift specification temperature range is from 0°C to +70°C. The All critical specifications are tested -40°C to +85°C

Gain and Offset Drift

applications, specifications are also given for more traditional DC drift parameters such as temperature gain and offset drift. The primary cause of drift in the PCM1750 is the bandgap reference. Much lower gain drift can be realized if necessary by using any circuit similar to the external reference ence circuits shown in Figure 8. Also, refer to the Typical Aithough the PCM 1750 is primarily meant for use in dynami Performance Curves of V B. Output versus Temperture.

Dynamic Performance

13

Dynamic performance is predominated by the absolute linerativy of the PCM1750. Because of the excellent ratio erature of poly-poly capacitors, there is cations over temperature cannot be guaranteed, however, as they are not 100% tested. virtually no change in dynamic performance of the converter over temperature (primarily THD + N). The dynamic specifi-

aliasing filter is implemented using low-cost dual audio op ADC by using a low-pass filter. The requirement for an and-aliasing filter, however, can be reduced by using oversampling techniques. By raising the sample rate of the converter by a factor of 2 or even 4, the roll off of the anti-aliasing filter can be reduced. In Figure 9, a 6th order, linear-phase, antiumps. This filter will suppress frequencies above 96kHz by filter will be adequate when using the PCM1750 in the 4X For many applications a 4th or 2nd order anti-aliasin

To prevent unwanted input signals from being allased into the passband of the converter, it is necessary to suppress all out of band signals above 1/2 the sampling frequency of the ANTI-ALIASING FILTER




FIGURE 7. PCM1750 Connection Diagram. 62210

C Data Book Supplement, Vol. 33c

Or. Call Customer Service at 1-800-546-6132 (USA Only)

MSB Adjust

capacitors on each

This input circuit configuration is required to achieve opti-mum SNR performance of the PCM1750. Various other component values will yield satisfactory results, but the

resistor should never exceed 2000.

Buffer Amplifier

malog input as shown in the connection diagram (Figure 7).

Note the 1500 resistors and 220pF NPUT SIGNAL CONDITIONING

should be connected to ground using a 0.01µF capacitor, especially if traces to the potentiomsters are long, if the adjust pins are not used, they should still be bypassed to The MSB adjust plu connects to the center of the R1a/R1b nominally 100mV. All the MSB and offset adjust pins

nominal internal voltage on these points of +100mV, there will be a greater limitation in making negative adjustments than positive. A negative voltage at either adjustment pin, both ground and +5V on the MSB and offset adjust pins, there are obvious limits to their range of adjustment. With a bowever, is acceptable up to one diode drop (-0.6V) below Since there are internal SkQ resistors and clamp diodes

To avoid introducing distortion, the PCM 1750 input must be driven by a low active impedance source (op amps such as the NES532, Burn-Brown OPA2604, or equivalent are ideal).

EXTERNAL ADJUSTMENTS

The preferred method of MSB DLE adjustment is to input a small level signal and adjust for minimum THD + N.

Offset Adjust

first 12 bits of the ADC have corresponding trim DAC circuits. The R1a to R12a and R1b to R12b resistors can be

laser trimmed at the wafer level if necessary to correct for my nonlinearities. The nominal voltage for the internally

suffered voltage output. It should be noted that just the act of connecting the optional adjustment circuits will affect the MSB DLEs and bipolar offsets since it is unlikely that the

penerated V REF is 2.75V and it is a relatively low impedance

The offset adjust switch (3₀₀₀) position is controlled by whether the ADC is in the sample or hold mode. Switching from sample to hold effectively allows any charge offsets Grounding the input to the converter as far ahead of the A/D as possible (in front of the anti-aliasing filter for example) and then adjusting the bipolar zero error will remove the associated with the sampling process to be eliminated. offsets associated with the entire sampling system. The simplified circuit diagram (see Figure 1) shows one of two complete channels on the PCM 1750. The input switched capacitors, trim DAC and comparator are detailed. The trim DAC switches are activated whenever the corresponding bit is chosen during the successive approximation routine. The

LAYOUT CONSIDERATIONS

initial potentiometer settings (even if centered) would match the factory trimmed null potentials. If connected, the poten-

iometers must be properly adjusted.

VREF IN

2

Power Requirements

current. In narmal operation, this is not a problem because both +V, and +V₀ should be connected together. However, during evaluation, incoming inspection, repair, etc., where the potential of a "hot" socket exists, care should be taken to power the PCM1750 only after it has been socketed. on at the same time. If one supply pin is powered and the other is not, the PCM 1750 may latch up and draw excessive power supply. Appropriate supplies or filters must be used. Although the PCM1750 positive supplies have separate ligital supply pins should be connected to the +5V analog supply. If they aren't connected together, a potential latchup condition can occur when the power supplies are not named digital and analog +5V, for most applications the +5V Noise on the power supply lines can degrade converte performance, especially noise and spikes from a switchin

supply pins as possible. Additional .01 µF canacitors may be high-frequency rejection, but generally they are not required between P21 and P22 should be a low leakage type (such as All supplies should be bypassed as shown in Figure 7. The hypers capacitors should placed as close to their respective blaced in parallel with the larger value capacitors to increase ceramic) and must be put as close to these pins as possible when high

FIGURE 8a. Circuit for External Gain Adjustment Using the

Internal Reference.

富

WREFOUR

ş 41-11

IC Data Book Supplement, Vol. 33c THE PROPERTY.

Greunding Requirements

system design problems such as ground path resistance and contact resistance become very important. Because of the high resolution and linearity of the PCM 1750.

commons of the PCM1750 are connected to different ground planes, care should be taken to keep them within 0.6V of The ACOM and DCOM pins are separated internally on the PCM1750. To eliminate nawanted ground loops, all commons (both analog and digital) should be connected to the same tow-impedance ground plane. This should be an analog ground planes on the same board. If the analog and digital plane separate from other high-frequency digital each other to insure proper operation of the converter.

be made, the common return of the analog input signals should be referenced to the ACOM pins. This will prevent voltage drops in the power supply returns from appearing in A ground plane is usually the best solution for preserving mic performance and reducing noise coupling into sensitive converter circuits. Where any compromises must

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must digital lines should be separated from each other by a pattern cross, they should do so at right angles. Parallel analog and connected to common.

the potentiometers and related resistors should be located as If external MSB and offset adjust potentiometers are used close to the PCM1750 as possible,

Maimizing "Giltches"

should be taken to avoid glitches during critical times in th it would be on any sample/hold amplifier. The CONVER rising edge should have minimal ringing, especially durin nampling and conversion process. Since the PCM1750 nto the HOLD state (CONVERT going HIGH) is critical Coupling of external transients into an analog

PCM1750P/II

APPLICATIONS

USING A DIGITAL FILTER

A 4X decimation filter is available for the PCM1750 called the DF1750. It is available in a 28-pin DIP or a 40-pin SOIC package. The use of this filter greatly eases the implemen lation of the PCM1750 in audio band applications.





FIGURE 8c. Low Noise, Low Drift External Reference Circuit.

FIGURE 8b. External Reference Circuit Using Standard 2.5V Reference.

Or, Call Customer Service at 1-880-548-6132 (USA Only).



AUDIO COMMUNICATIONS, DSP D/A CONV.

FIGURE 9. Complete Sampling A.D. Circuit with Anti-aliasing and Digital Filter, (44.1kHz output data rate). IC Data Roof Sundamert V 1 22

62.212

Normally VREF_{GUT} is connected directly to VREF_{BUT} The Optical value for V_{BUT} versus Temperature is shown in the Typical Performance Curver. It bester drift or power supply rejection performance is desired, one of the external reference circuits shown in Figures 8b and 8c can be used. Note that the decoupling capacitors are still connected to VREF_{BUT} External gain adjustment is now possible by using the variable output options available on some precision voltage references or by varying the gain on external buffer amplifiers. The range of acceptable external references is from +2.0V to +V_A = 2.0V, with 2.5V types being the most commonly available. Full scale input voltage range will be ±VREF_{BUT} (s. +2.5V VREF_{BUT} (s. a. 2.5V v

If an external reference is used, P19 and P24 must be bypassed with at least IµF capacitons.

SAMPLING AND SYSTEM

Figure 9 is a partial schematic of the demonstration fixture for the PCM/T/30 (orderable by model number DEM/1133). It shows the implementation of (1) a 6th order, linear-phase, anti-aliasing filter (22kHz low-pass); (2) the PCM/150p A/D converter, and (3) a 4% digital decimation filter called

the DF1750P. Not shown on this ackemasic, but included on the demo fixture, are latched parallel data outputs with stroke and a settled digital interface forms (SPDIP) data transmitter. Also included on the DFM 1133 are user breadboard areas for application specific circuit implementation.

CONNECTION TO DSP WITH DIGITAL FILTER

The PCM 1750 and DP1750 combination can be connected to the serial ports of most popular DSP processor ICs (such as those made by AT&T, Motorola, TI, and AD) by adding a small semant of external glue logic. Figures 10 and 11 show the liming diagram and exhematic for this interface.

Touse this interface, the DSP processor IC must be configured for 32 bit word inputs. The glue logic generates a flag bit, as the first bit of the 32 bit word, that significes either left or right channel data. The flag bit will be low for left channel data and high for right channel data.

PCM1750P/U

high for right channel data.
The DF1750 can be configured for either 16 or 20 bit data, although only 16 bit data is shown in Figure 10. After the data is transferred into the DSP processor 1C, it must be shifted toward the LSB by one bit in order to compensate for a clock delay in the glue logic.





FIGURE 10. PCM1750/DF1750 To DSP IC Timing Diagram.

Or, Call Cestomer Service at 1-888-540-6132 (USA Only)



AUDIO COMMUNICATIONS, DSP D/A CONV.

FIGURE 11. PCM1750/DF1750 to DSP IC Schematic.

URR- BROWN

IC Data Book Supplement, Vol. 33c

If Data Rook Countries 17 7 22

SEMICONDUCTOR TECHNICAL DATA

Fiber Optic Transmitting Module

TOTX195

TOSHIBA SEMICONDUCTOR TECHNICAL DATA

TOTX195


Simplex Digital signal transmission. Fiber Optic Transmitting Module for

. Data rate : DC to 10 H b/s(MRZ code).

- Transmission distance : Up to 50 m.

· III interface.

· 1f0 is driven by Differential circuit.



Current limitting resistor of 1ED.

Indu

Non Connection.

Non Connection.

1. Absolute Maximum Ratings. (Ta-25°C)

I ten	Symbol	Rating	ni t
Storage Temperature	Tate	-40 to 85	Ş
Operating Temperature Tora	Topa	-40 to 85	Q
Supply Voltage	Vcc	-0.5 to 7	>
Input Voltage	٧١.	-0.5 to Vcc+0.5	>
Soldering Temperature Ison	Tsot	360(1)	Ş
Note (1) Soldering times 3 seconds.	ν. VI	seconds.	

TOBHIBA CORPORATION

Ş	-
χç	1
نې	1
:s. (1a-25°C. Vcc-5V)	
S	
ž	ŀ
ie E	1
ğ	ŀ
= =	
2	l
2	l
ة	
 Liectrical and Optical Characteristics. 	
200	I
7	-
•	

Unit.

l ten	Symbol	Condition	MIN.	₹.	MIN. TYP. MAX. unit.	unit.
Data Rate		NRZ Code (2)	ဗ္ဗ	٠	2	₹P/S
Transaission Distance		Using APF (3) and TORX194	•	·	3	_
Delay Time(L→H) (4)	tren	Using APF and TORX194	·	•	120	ns 1
Delay Time(H→L) ***	tone	Using APF and TORX194	·		22	ns Su
Pulse Width	Δtw	Using APF and TORX194	င့		8	22
Distortion		Pulse width 100 ns				
-		Repetition 200ns, CL-10pf				
Fiber Output Power	Pf	APF 20, R-1. 2kg (5)	=		9 -	8
Peak Emission Wavelength	γЬ		•	670		2
Current Consumption	l cc	R- 1.2kg	·	33	23	=
High Level Input Voltage	V		o.~	1		_
low level input Voltage	Vıt		·		0.8	>
High Level Input Current	1 11		·	٠	2	EA
low level Input Current	111		•		7.0	¥

(s) LEO is on when input signal is high level, it is off when low level.

133 All Plastic fiber(980/1000 m) with polished surface.

(4) Between input of TOTK195 and output of TORK194.

*** Heasure with a standard optical fiber with fiber optic connectors.

Valued by peak.

TOSHIBA CORPORA'

R-1.2 kg, Peak value Pulse width 100ns, Pulse cycle 200ns Atw vs. Ambient temperature. Andient temperature(°C) Pf vs. Anbient temperature a 25 40 And Ambient temperature Vec-5V 1a=25t. Vec=5V TOSHIBA SEMICONDUCTOR TECHNICAL DATA R-1.2 KO - 30 Pulse width distortion(ns) Variation of liber optic power(dB) 1.75 5.0 5.25 Atw vs. Supply voltage R-1.2 kg Ta-25C Pulse width 100ns Pulse cycle 200ns Supply voitage TOTX195 Pulse width distortion vs. Received optic power -24 -22 -20 -18 -16 received optic power(dbm) Pulse width 100ns. Pulse cycle 200ns Variation of Series with distortion(ns) Fiber length 2m. TORX194. C.-10pf TOSHIBA SEMICONDUCTOR 4.75 5.0 5.25 1a=25C, Vcc=5V TECHNICAL DATA R-1.2 km. Peak value Pf vs. Supply voltage Supply voltage(V) Example of Typical Characteristics 98-01-87.4 -30 - 50 = 0 11 3 2 2 c 0 Pulse width distortionins) 0 7 C1 Variation of fiber optic power(dB)

ĵ~

TOTX195

TOSHIBA CORPORA

TOSHIBA CORPORATIC 1990-10-30

SEMICONDUCTOR

TOTX195

TOSHIBA SEMICONDUCTOR

7/5

0 02-00 47.01


4774"64"67

ייני יפעפרפר טינעע

1/5

TOTX195

3. Connection Methed



Note (4) Select a resistor value as follows:


Resistor	(a)	17.8 k	6.2 k	1.2 k
Transmission Distance	(E)	0.2 to 10	10 to 30	30 to 50

4.Applicable optical fiber with fiber optic connectors.

TOCP100-**MB, TOCP155-**MB, TOCP100P-**MB, TOCP155P-**MB.

5. Precautions for operation.

- Operation beyond the limit of the absolute maximum ratings may cause failure of (1) The absolute maximum ratings shows the fimits, which must not be exceeded even somentarily regardless of the external condition. the device.
- (2) Please be sure to solder Pins No. 5 and NO.6 of TOTX195 to PC board.
- (3) Power supply voltage.



- Please be careful not inject the solvent into module through the fiber optic (4) Do not use acid or alkaline soldering fulx cleaner solvent.
 - connector holl.
- If some solvent happens to be injected into the module, wipe off with a cotton boll. The recommended cleaner solvent is thichrolethane.
- (5) When not using the module, always provide an attached protective cap to it.

TOBHIBA CORPORAT

TOSHIBA CORPORATIC

SEMICONDUCTOR

Nation Janaman Time


TECHNICAL DATA

Simplex Digital signal transmission. Fiber Optic Receiving Module for

. Data rate : DC to 10 M h/s(NRZ code).

: Up to 50 m(APF). · Transmission distance

- : Up to 1000 m(PCF).
- at a wide range of optical power level. Circuit is used for stabilized output - ATC(Automatic Threshold Control) . 111 Interface.



HIS 8746 THELIC

1. Absolute Haximum Ratings(Ta-25 °C)

Iten	Sympol	Rating	Š
Ctrang lembrafile	lara.	-40 to 85	Ų
Operation Temperature	lora	-40 to 85	သ
Supple Voltage	Vec	-0.5 to 7	>
I ow I evel further Current	101	20	4
Bigh level Arthut Cuffed!	-	-	¥
Coldering Temperature	1-	260 (11)	ပ္
Note (1) Soldering tine &	1	3 seconds.	

© The information contained herein is prevented only as a guide for the applications of our products. As responsibility is assumed by TOSHIBA CORPORATION for any informances of intellectual property or enter rights of the durf surries which may result from its use. No Better is a named by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

41.120

TOSHIBA CORPORATIO

TOSHIBA SEMICONDUCTOR TECHNICAL DATA

15

Fiber Optic Receiving Module

TORX194

Unit m

TORX194

7

2. Electrical and Optical Characteristics (Ta=25°C. Vcc=5W)

Iten	Symbol	Condition	H N.	HIN. TYP.		MAX. Unit
Date Date		NRZ code(a)	ಜ	•	2	\$/ Q ¥
Transmission		Using APF (*), TOTX195	0.2		20	-
Distance		Using PCF (4) , 101X194	0.2	٠	1000	-
Delay limc(1→H)	LPLH	Fiber fength 2m.	٠		120	æ
Delay lime(H→t)	Lout	Fiber length 2m.	٠	•	120	ns S
Pulse Width	W 1 V	Pulse width 100ns	ဗို		30	2
Distortion (%)		Pulse cycle 200ns				
		CL.10pF				
Haximum Receivable	Prax	10Hb/s, APF, 10TX195	=	٠		5
Power (+)		10Hb/s, PCF, T0TX194	-18	•	•	8 8
Minimum Receivable	PRIN	10Hb/s, APf, 10JX195	٠		-27	8
Power 149		10Hb/s, PCf, T0TX194			-29	8
Current Consumption	lee		•	22	Ç	š
High Level	Vok		2.7			>
Output Voltage		,				
tow tevel	Vot		·	٠	9.4	>
Output Voltage						,

Note (2) The duty factor must be such as kept 25 to 75 %.

High level output when optical flux is received. Low level output when

optical flux is not received.

(3) All Plastic fiber (980/1000 Am) with bolished surface.

*** Plastic clad silica fiber (200/300 mm) with polished surface.

** Between input of a fiber optic transmission module and output of Tokkisd. (4) BER ≤ 10-*, valued by peak. 1990-10-30

TOSHISA CORPORAT

72

TOSHIBA SEMICONDUCTOR


TORX194


TOSHIBA SEMICONDUCTOR

TECHNICAL DATA

Example of Typical Characteristics

TORX194 PRAK VS. Ambient temperature TECHNICAL DATA * n Maximum receivable power(dB) To goilsins of





1.75 5.0 5.25 Supply voltage(V) Ta=250 Variation of Kinimum receivable power(db)

PRIN. VS. Supply voitage

Paar. vs. Supply voitage

Ta = 250

Naximus receivable power(d8)

Yariation of

0-0 P.m--18dbm 6-A P.m--29dbm 4.75 5.0 5.25 Supply voltage Ta-25t Pulse width 100ns Pulse cycle 200ns -20 20 - 10 0 0 Yariation of Caninoliantian (as)

Supply voltage(V)

Atw vs. Supply voltage (PCF)

Alw vs. Supply voltage (APF)

0-0 P.s-14dbs la-25C Pulse width 100ns Pulse cycle 200ns Variation of Abin Study 20 0 (an)noi Inoizib

4.75 5.0 5.25 Supply voltage

TOBHIBA CORPORATIC 1990-10-30

TOBHIBA CORPORA

TOSHIBA SEMICONDUCTOR

TECHNICAL DATA

Pulse width distortion vs. Received optic power (APF)

Pulse width 100ns. Pulse cycle 200ns

1a-25t, Vcc-5V

Fiber length 2m, CL-10pf

TORX194

TOSHIBA

TORX194

TECHNICAL DATA

TO 85 100 0-0 Pun-1448m Atw vs. Ambient temperature. (APF) Pulse width 100ns. Pulse cycle 200ns Ambient temperature Ta-25t, Vec-5V CL-10pf Variation of Mise width o 20

0-0 Pirt-1848m Pulse width 100ns, Pulse cycle 200ns 1a-25t, Vcc-5V CL-10pf

Pulse width distortion vs. Received aptic power (PCF)

Pulse width 100ns, Pulse cycle 200ns

1a-25C, Vcc-5V

liber length 2m, C.-10pf

Palse width distortion(ns)

received optic power(dbs)

27.1

-

Atw vs. Ambient temperature. (PCF) Ambient temperature Variation of Pariation (ns) Pariation (ns)

TORMISA CORPORATIC

-26 -24 -22 -20 -18 received optic power(dBm)

TOBHIBA CORPORAT


THE TENEFECT OFF

TORX194

TOSHIBA SEMICONDUCTOR TECHNICAL DATA

TORX194

3. Connection Hethod




4.Applicable optic conncal fiber with fiber optic connectors.

10CP100X-**HB, 10CP150X-**HB, 10CP101X-**HB, 10CP151X-**HB, 10CP156X-**HB(PCF). 10CP1000-**HB,10CP1500-**HB,10CP1010-**HB,10CP1510-**HB,10CP1560-**HB 10CP100-**HB, 10CP155-**HB, 10CP100P-**HB, 10CP155P-**HB(APF).

5. Precautions for operation

- Operation beyond the limit of the absolute maximum rating may cause failure of (1) The absolute maximum ratings show the limits, which must not be exceeded even monentarily regardless of the external condition. the device.
- (2) Pins No. 5 and No. 6 of TORX194 are ground pins of housing. The housing is made of Please be sure to ground these pins for efficient shielding. conductive plastic for shielding purbose.
- (3) Additional precaution is necessary to ensure that conductive housing dose not touch other potential patterns.
- (4) Power supply voltage



- Please be careful not inject the solvent into module through the fiber optic (5) Bo not use acid or alkaline soldering flux cleaner solvent. connector hole.
- if some solvent happens to be injected into the module, wipe it off with a cotton ball. The recommended cleaner solvent is thichrolethans.
- (6) When not using the module, always provide an attached protective cap to it.

TOBHIBA DORPORAT

TOSHIBA CORPORATIC

fiber Optic Receiving Module TORX194


fiber Optic Receiving Module for Simplex Digital signal transmission.

. Data rate : DC to 10 H 1/5(NRZ code). . Transmission distance

: Up to So m(APF).

: Up to 1000 m(PCF).

at a wide range of optical power level. Circuit is used for stabilized output - ATC(Automatic Threshold Control) . 11t Interface.



1. Absolute Maximum Ratings(1a-25 °C)

	1		4	
1100	Symbol	Rating		
	I.s.	-40 to 85	Ç	
מוניספ וכשתבו מוחו כ			1	
Operating leanerature	- are	-40 to 85	2	
Γ	Vec	-0.5 to 7	>	
Inw I evel Output Current	101	8	BA.	
			**	
Righ Level Output Current	=			
coldecing Tounerafile	Isra	260 ***	ပ္	
20100100				
Note " Soldering time &		3 seconds.		

TOSHIBA CORPORATIO

SEMICONDUCTOR

TECHNICAL DATA

2. Electrical and Opti-	cal Cha	2 Electrical and Optical Characteristics (18-25 C. vc 37)	1			
40.	Svabol	Condition	-1	2	MAA. UIII	
		HR7 code (1)	8		2	₽/S
pare pare		11cing APF (3) 101X195	0.2		20	_
Transa: SS 100		Heine PCF (4) 101X194	0.2		1000	
Distance		riton langth 20	•		120	2
Delay Tine(1-H)	PLH	riber tengen cm.			400	,
Class Ties (Harl	Long	Fiber length 2m.	٠		3	2
Pules Midth	N T W	-	-30	•		2
Dietortion (*)	1					
		C 100F				
	6	10Nh/4 APF 101X195	=	·	•	dga
Haximum Receivable	×	10Mh/s PCF. TOTX 194	-18	Ŀ	•	dBm
Power		+	ŀ	Ŀ	12-	dBn
Minimum Receivable	N N	-	Ŀ	ŀ	.29	98
POWET **)		10HD/5, PCT, 101A134	1	١	1	1
Current Consumption	lee		•	2	-	1
Righ Level			2.7	'	•	>
Output Voltage			1	1	-]=
low level	Yor		•	•	·	
Output Voitage			4	1	1	

High level output when optical flux is received. Low level output when Note (**) The duty factor must be such as kept 25 to 75 %.

optical flux is not received.

(3) All Plastic fiber (980/1000 um) with polished surface.

(*) Plastic clad silica fiber (200/300 mm) with polished surface.

** Between input of a fiber optic transmission module and output of TORX194.

ter BER & 10-", valued by peak.

TOSMISA CORPOR